

**FEATURES**



- InGaP HBT Technology
- High Efficiency:
  - 19 % @ +16 dBm P<sub>OUT</sub>
  - 40 % @ maximum P<sub>OUT</sub>
- Low Quiescent Current: 8 mA
- Internal Voltage Regulation
- Common V<sub>MODE</sub> Control Line
- Simplified V<sub>CC</sub> Bus PCB routing
- Reduced External Component Count
- Low Profile Surface Mount Package: 1 mm
- HSDPA Compliant
- RoHS Compliant Package, 250 °C MSL-3

**APPLICATIONS**

- WCDMA/HSPA Dual-Band Cell/PCS Wireless Handsets and Data Devices

**PRODUCT DESCRIPTION**

The AWT6221R addresses the demand for increased integration in dual-band handsets for North American UMTS network deployments. The small footprint 3 mm x 5 mm x 1 mm surface mount RoHS compliant package contains independent RF PA paths to ensure optimal performance in both frequency bands, while achieving a 25% PCB space savings compared with solutions requiring two single-band PAs. The package pinout was chosen to enable handset manufacturers to easily route V<sub>CC</sub> to both power amplifiers and simplify control with a common V<sub>MODE</sub> pin. The device is manufactured on an advanced InGaP HBT MMIC technology offering state-of-the-art reliability, temperature stability, and ruggedness. The AWT6221R incorporates ANADIGICS' HELP3™ technology to provide low power consumption without the need for an external voltage regulator. Two operating modes provide optimum efficiency at high and medium/low power output levels, thereby dramatically increasing handset talk-time and standby-time. Its built-in voltage regulator eliminates the need for external voltage regulation and load switches. The 3 mm x 5 mm x 1 mm surface mount package incorporates matching networks optimized for output power, efficiency and linearity in a 50 Ω system.



**Figure 1: Block Diagram**




Figure 2: Pinout

Table 1: Pin Description

PIN	NAME	DESCRIPTION
1	$V_{EN\_CELL}$	Enable Voltage for Cell Band
2	$RF_{IN\_CELL}$	RF Input for Cell Band
3	$V_{MODE1}$	Mode Control Voltage 1
4	$V_{BATT}$	Battery Voltage
5	$V_{MODE2}$ (N/C)	No Connection
6	$RF_{IN\_PCS}$	RF Input for PCS Band
7	$V_{EN\_PCS}$	Enable Voltage for PCS Band
8	$RF_{OUT\_PCS}$	RF Output for PCS Band
9	GND	Ground
10	GND	Ground
11	$V_{CCA}$	Supply Voltage A
12	$V_{CC}$	Supply Voltage
13	$RF_{OUT\_CELL}$	RF Output for Cell Band
14	GND	Ground

## ELECTRICAL CHARACTERISTICS

Table 2: Absolute Minimum and Maximum Ratings

PARAMETER	MIN	MAX	UNIT
Supply Voltage ( $V_{BATT}$ , $V_{CC}$ , $V_{CCA}$ )	0	+5	V
Mode Control Voltage ( $V_{MODE1}$ )	0	+3.5	V
Enable Voltage ( $V_{EN\_CELL}$ , $V_{EN\_PCS}$ )	0	+3.5	V
RF Input Power ( $P_{IN}$ )	-	+10	dBm
Storage Temperature ( $T_{STG}$ )	-40	+150	°C

Stresses in excess of the absolute ratings may cause permanent damage. Functional operation is not implied under these conditions. Exposure to absolute ratings for extended periods of time may adversely affect reliability.

Table 3: Operating Ranges

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
Operating Frequency (f)	824 1850	-	849 1910	MHz	Cellular PCS
Supply Voltage ( $V_{CC}$ and $V_{BATT}$ )	+3.2	+3.4	+4.2	V	
Enable Voltage ( $V_{EN}$ )	+2.2 0	+2.4 -	+3.1 +0.5	V	PA "on" PA "shut down"
Mode Control Voltage ( $V_{MODE1}$ )	+2.2 0	+2.4 -	+3.1 +0.5	V	Low Bias Mode High Bias Mode
Cellular RF Output Power ( $P_{OUT}$ ) R99 WCDMA, HPM HSPA (MPR=0), HPM R99 WCDMA, LPM HSPA (MPR=0), LPM	28.5 <sup>(1)</sup> 27.5 <sup>(1)</sup> 15.5 <sup>(1)</sup> 14.5 <sup>(1)</sup>	29 28 16 15	29 28 16 15	dBm	3GPP TS 34.121-1, Rel 7 Table C.11.1.3
PCS RF Output Power ( $P_{OUT}$ ) R99 WCDMA, HPM HSPA (MPR=0), HPM R99 WCDMA, LPM HSPA (MPR=0), LPM	29 <sup>(1)</sup> 28 <sup>(1)</sup> 15.5 <sup>(1)</sup> 14.5 <sup>(1)</sup>	29.5 28.5 16 15	29.5 28.5 16 15	dBm	3GPP TS 34.121-1, Rel 7 Table C.11.1.3
Case Temperature ( $T_C$ )	-20	-	+90	°C	

The device may be operated safely over these conditions; however, parametric performance is guaranteed only over the conditions defined in the electrical specifications.

Notes:

(1) For operations at  $V_{CC} = +3.2$  V,  $P_{OUT}$  is derated by 0.5 dB (all operating modes).

**Table 4: Electrical Specifications - Cellular Band**  
 (T<sub>C</sub> = +25 °C, V<sub>BATT</sub> = V<sub>CC</sub> = +3.4 V, V<sub>ENABLE</sub> = +2.4 V, 50 Ω system)

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS	
					P <sub>OUT</sub>	V <sub>MODE1</sub>
Gain	24.5 13.5	27 15.5	29.0 18.0	dB	+29 dBm +16 dBm	0 V 2.4 V
ACLR1 at 5 MHz offset <sup>(1)</sup>	- -	-41 -44	-37.5 -38	dBc	+29 dBm +16 dBm	0 V 2.4 V
ACLR2 at 10 MHz offset	- -	-60 -57	-48 -48	dBc	+29 dBm +16 dBm	0 V 2.4 V
Power-Added Efficiency <sup>(1)</sup>	38 18	42 22	- -	%	+29 dBm +16 dBm	0 V 2.4 V
Quiescent Current (I <sub>q</sub> )	5	8	13	mA	V <sub>MODE1</sub> = +2.4 V	
Mode Control Current	-	0.35	0.8	mA	through V <sub>MODE1</sub> pin, V <sub>MODE</sub> = +2.4 V	
Enable Current	-	0.5	0.8	mA	through V <sub>ENABLE</sub> pin	
BATT Current	-	2.5	5	mA	through V <sub>BATT</sub> pin, V <sub>MODE1</sub> = +2.4 V	
Leakage Current	-	<1	5	μA	V <sub>BATT</sub> = +4.2 V, V <sub>CC</sub> = +4.2 V, V <sub>ENABLE</sub> = 0 V, V <sub>MODE1</sub> = 0 V	
Noise in Receive Band <sup>(2)</sup>	- -	-135 -141	-133 -138	dBm/Hz	P <sub>OUT</sub> = +29 dBm, V <sub>MODE1</sub> = 0 V, V P <sub>OUT</sub> = +16 dBm, V <sub>MODE1</sub> = +2.4 V	
Harmonics 2fo 3fo, 4fo	- -	-44 -50	-35 -35	dBc	P <sub>OUT</sub> ≤ +29 dBm	
Input Impedance	-	-	2:1	VSWR		
Spurious Output Level (all spurious outputs)	-	-	-70	dBc	See Note 3	
Load mismatch stress with no permanent degradation or failure	8:1	-	-	VSWR	Applies over full operating range	

Notes:

(1) ACLR and Efficiency measured at 836.5 MHz.

(2) 869 MHz to 894 MHz.

(3) P<sub>OUT</sub> < +29 dBm, In-band load VSWR < 5:1, Out-of-band load VSWR < 10:1. Applies over all operating conditions.

**Table 5: Electrical Specifications - PCS Band**  
**( $T_C = +25\text{ }^\circ\text{C}$ ,  $V_{BATT} = V_{CC} = +3.4\text{ V}$ ,  $V_{ENABLE} = +2.4\text{ V}$ ,  $50\text{ }\Omega$  system)**

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS	
					$P_{OUT}$	$V_{MODE1}$
Gain	24.5 12	26.5 14.0	29.0 17.0	dB	+29.5 dBm +16 dBm	0 V 2.4 V
ACLR1 at 5 MHz offset <sup>(1)</sup>	- -	-41 -42	-37.5 -38	dBc	+29.5 dBm +16 dBm	0 V 2.4 V
ACLR2 at 10 MHz offset	- -	-55 -54	-48 -48	dBc	+29.5 dBm +16 dBm	0 V 2.4 V
Power-Added Efficiency <sup>(1)</sup>	35 15	38.5 17.5	- -	%	+29.5 dBm +16 dBm	0 V 2.4 V
Quiescent Current ( $I_{cq}$ ) Low Bias Mode	5	8	13	mA	$V_{MODE1} = +2.4\text{ V}$	
Mode Control Current	-	0.35	0.8	mA	through $V_{MODE}$ pins, $V_{MODE} = +2.4\text{ V}$	
Enable Current	-	0.35	0.8	mA	through $V_{ENABLE}$ pin	
BATT Current	-	2.5	5	mA	through $V_{BATT}$ pin, $V_{MODE1} = 2.4\text{ V}$	
Leakage Current	-	<1	5	$\mu\text{A}$	$V_{BATT} = +4.2\text{ V}$ , $V_{CC} = +4.2\text{ V}$ , $V_{ENABLE} = 0\text{ V}$ , $V_{MODE1} = 0\text{ V}$	
Noise in Receive Band <sup>(2)</sup>	- -	-137 140	-135 -138	dBm/Hz	$P_{OUT} = +29.5\text{ dBm}$ , $V_{MODE1} = 0\text{ V}$ $P_{OUT} = +16\text{ dBm}$ , $V_{MODE1} = 2.4\text{ V}$	
Harmonics 2fo 3fo, 4fo	- -	-42 -46	-35 -35	dBc		
Input Impedance	-	-	2:1	VSWR		
Spurious Output Level (all spurious outputs)	-	-	-70	dBc	$P_{OUT} \leq +29.5\text{ dBm}$ In-band load VSWR < 5:1 Out-of-band load VSWR < 10:1 Applies over all operating conditions	
Load mismatch stress with no permanent degradation or failure	8:1	-	-	VSWR	Applies over full operating range	

## Notes:

(1) ACLR and Efficiency measured at 1880 MHz.

(2) 1930 MHz to 1990 MHz.

**APPLICATION INFORMATION**

To ensure proper performance, refer to all related Application Notes on the ANADIGICS web site: <http://www.anadigics.com>

**Shutdown Mode**

The power amplifier may be placed in a shutdown mode by applying logic low levels (see Operating Ranges table) to the  $V_{ENABLE}$  and  $V_{MODE1}$  voltages.

**Bias Modes**


The power amplifier may be placed in either a Low Bias mode or a High Bias mode by applying the appropriate logic level (see Operating Ranges table) to  $V_{MODE1}$ .

The Bias Control table lists the recommended modes of operation for various applications.  $V_{MODE2}$  is not necessary for this PA.

Two operating modes are available to optimize current consumption. High Bias/High Power operating mode is for  $P_{OUT}$  levels > 16 dBm. At around 16 dBm output power, the PA should be “Mode Switched” to Medium/Low power mode for lowest quiescent current consumption.

**Table 6: Bias Control**


APPLICATION	$P_{OUT}$ LEVELS	BIAS MODE	$V_{ENABLE}$	$V_{MODE1}$	$V_{CC}$	$V_{BATT}$
UMTS - low power	$\leq +16$ dBm	Low	+2.4 V	+2.4 V	3.2 - 4.2 V	$\geq 3.2$ V
UMTS - high power	$> +16$ dBm	High	+2.4 V	0 V	3.2 - 4.2 V	$\geq 3.2$ V
Optional lower $V_{CC}$ in low power mode	$\leq +7$ dBm	Low	+2.4 V	+2.4 V	1.5 V	$\geq 3.2$ V
Shutdown	-	Shutdown	0 V	0 V	3.2 - 4.2 V	$\geq 3.2$ V



- Note:
- (1) Add blocking cap if DC voltage is present on input pin.
  - (2) 68 pF cap should be placed as close as possible to Pin 4.
  - (3) TRL should be short and of 50 Ω characteristic impedance.
  - (4) TRL 5 should be as long as possible (minimum of 0.1 λ at 800 MHz) and capable of handling 750 mA current. Optional 4.7 nH Inductor may be substituted.

**Figure 3: Application Circuit**

**PACKAGE OUTLINE**



SCALE= 10:1

SYMBOL	MILLIMETERS			INCHES			NOTE
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
A	0.90	1.00	1.10	0.035	0.039	0.043	—
A1	0.35 (REF.)			0.014 (REF.)			—
b	0.37	—	0.57	0.015	—	0.022	3
c	—	0.10	—	—	0.004	—	—
D	2.88	3.00	3.12	0.113	0.118	0.123	—
D1	1.58	—	1.83	0.062	—	0.072	3
E	4.88	5.00	5.12	0.192	0.197	0.202	—
E1	4.75	—	4.85	0.187	—	0.190	3
e	—	0.75	—	—	0.029	—	4
L	0.33	—	0.52	0.013	—	0.020	3

**NOTES:**

1. CONTROLLING DIMENSIONS: MILLIMETERS
2. UNLESS SPECIFIED TOLERANCE=±0.076[0.003].
3. PADS (INCLUDING CENTER) SHOWN UNIFORM SIZE FOR REFERENCE ONLY. ACTUAL PAD SIZE AND LOCATION WILL VARY WITHIN MIN. AND MAX. DIMENSIONS ACCORDING TO SPECIFIC LAMINATE DESIGN.
4. PITCH MEASUREMENT (e) TAKEN CENTERLINE TO CENTERLINE OF SOLDER MASK OPENINGS.
5. UNLESS SPECIFIED DIMENSIONS ARE SYMMETRICAL ABOUT CENTER LINES SHOWN.

**Figure 4: Package Outline - 14 Pin 3 mm x 5 mm x 1 mm Surface Mount Module**

**TOP BRAND**



**NOTES:**

1. ANADIGICS LOGO SIZE: NONE
2. PART NUMBER: FOUR DIGIT NUMERICAL
3. WAFER LOT NUMBER: LLLL = LOT NUMBER  
NN = WAFER I.D.
4. PIN 1 INDICATOR: LASER DOT
5. B.O.M. # 087
6. COUNTRY CODE: CC = TH-for-THAILAND, TW-for-TAIWAN  
CC = PH-for-PHILIPPINES, CH-for-CHINA
7. YEAR AND WORK WEEK YY = Year, WW = Work Week
8. TYPE : ARIAL  
SIZE : 1.5-POINT  
COLOR : LASER

**Figure 5: Branding Specification**

## ORDERING INFORMATION

ORDER NUMBER	TEMPERATURE RANGE	PACKAGE DESCRIPTION	COMPONENT PACKAGING
AWT6221RM28Q7	-20 °C to +85 °C	RoHS Compliant 14 Pin 3 mm x 5 mm x 1 mm Surface Mount Module	Tape and Reel, 2500 pieces per Reel
AWT6221RM28P9	-20 °C to +85 °C	RoHS Compliant 14 Pin 3 mm x 5 mm x 1 mm Surface Mount Module	Partial Tape and Reel

**ANADIGICS, Inc.**

141 Mount Bethel Road  
Warren, New Jersey 07059, U.S.A.

Tel: +1 (908) 668-5000

Fax: +1 (908) 668-5132

URL: <http://www.anadigics.com>

E-mail: [Mktg@anadigics.com](mailto:Mktg@anadigics.com)

**IMPORTANT NOTICE**

ANADIGICS, Inc. reserves the right to make changes to its products or to discontinue any product at any time without notice. The product specifications contained in Advanced Product Information sheets and Preliminary Data Sheets are subject to change prior to a product's formal introduction. Information in Data Sheets have been carefully checked and are assumed to be reliable; however, ANADIGICS assumes no responsibilities for inaccuracies. ANADIGICS strongly urges customers to verify that the information they are using is current before placing orders.

**WARNING**

ANADIGICS products are not intended for use in life support appliances, devices or systems. Use of an ANADIGICS product in any such application without written consent is prohibited.