Quad Bus Buffer

with 3-State Control Inputs

The MC74VHCT125A is a high speed CMOS quad bus buffer fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

The MC74VHCT125A requires the 3–state control input (\overline{OE}) to be set High to place the output into the high impedance state.

The VHCT inputs are compatible with TTL levels. This device can be used as a level converter for interfacing 3.3 V to 5.0 V, because it has full 5.0 V CMOS level output swings.

The VHCT125A input structures provide protection when voltages between 0 V and 5.5 V are applied, regardless of the supply voltage. The output structures also provide protection when $V_{CC}=0$ V. These input and output structures help prevent device destruction caused by supply voltage – input/output voltage mismatch, battery backup, hot insertion, etc.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7.0 V, allowing the interface of 5.0 V systems to 3.0 V systems.


- High Speed: $t_{PD} = 3.8 \text{ ns}$ (Typ) at $V_{CC} = 5.0 \text{ V}$
- Low Power Dissipation: $I_{CC} = 4.0 \mu A$ (Max) at $T_A = 25^{\circ}C$
- TTL–Compatible Inputs: $V_{IL} = 0.8 \text{ V}$; $V_{IH} = 2.0 \text{ V}$
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Designed for 2.0 V to 5.5 V Operating Range
- Low Noise: $V_{OLP} = 0.8 \text{ V (Max)}$
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- ESD Performance: Human Body Model > 2000 V;

Machine Model > 200 V

• Chip Complexity: 72 FETs or 18 Equivalent Gates

LOGIC DIAGRAM

Active-Low Output Enables



FUNCTION TABLE

VHCT125A					
Inputs Output					
Α	OE	Υ			
Н	L	Н			
L	L	L			
Χ	Н	Z			



ON Semiconductor®

http://onsemi.com





14-LEAD SOIC D SUFFIX CASE 751A 14-LEAD TSSOP DT SUFFIX CASE 948G



14-LEAD SOIC EIAJ M SUFFIX CASE 965

PIN CONNECTION AND MARKING DIAGRAM (Top View)

_			_
OE1	1 ●	14	v _{cc}
A1 [2	13	OE4
Y1 [3	12	A4
OE2	4	11	Y4
A2 [5	10	OE3
Y2 [6	9	_ A3
GND [7	8	1 Y3
•			•

For detailed package marking information, see the Marking Diagram section on page 4 of this data sheet.

ORDERING INFORMATION

Device	Package	Shipping
MC74VHCT125AD	SOIC	55 Units/Rail
MC74VHCT125ADT	TSSOP	96 Units/Rail
MC74VHCT125AM	SOIC EIAJ	50 Units/Rail

MAXIMUM RATINGS*

Symbol	Paramete	r	Value	Unit
V _{CC}	DC Supply Voltage		-0.5 to +7.0	V
V _{in}	DC Input Voltage		-0.5 to +7.0	V
V _{out}	DC Output Voltage	Output in 3-State High or Low State	-0.5 to +7.0 -0.5 to V _{CC} +0.5	٧
I _{IK}	Input Diode Current		-20	mA
lok	Output Diode Current (V _{OUT} < 0	GND; V _{OUT} > V _{CC})	±20	mA
l _{out}	DC Output Current, per Pin		±25	mA
Icc	DC Supply Current, V _{CC} and G	ND Pins	±75	mA
P _D	Power Dissipation in Still Air,	SOIC Packages† TSSOP Package†	500 450	mW
T _{stg}	Storage Temperature		-65 to +150	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

†Derating — SOIC Packages: – 7 mW/°C from 65° to 125°C TSSOP Package: – 6.1 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	DC Supply Voltage	4.5	5.5	V
V _{in}	DC Input Voltage	0	5.5	V
V _{out}	DC Output Voltage Output in 3-State High or Low State	0	5.5 V _{CC}	V
T _A	Operating Temperature	-55	+125	°C
t _r , t _f	Input Rise and Fall Time $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0	20	ns/V

DC ELECTRICAL CHARACTERISTICS

			V _{CC}	Т	A = 25°	С	T _A ≤	85°C	T _A ≤ '	125°C	
Symbol	Parameter	Test Conditions	(V)	Min	Тур	Max	Min	Max	Min	Max	Unit
V _{IH}	Minimum High-Level Input Voltage		3.0 4.5 5.5	1.2 2.0 2.0			1.2 2.0 2.0		1.2 2.0 2.0		V
V _{IL}	Maximum Low–Level Input Voltage		3.0 4.5 5.5			0.53 0.8 0.8		0.53 0.8 0.8		0.53 0.8 0.8	V
V _{OH}	Minimum High-Level Out- put Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -50 \mu\text{A}$	3.0 4.5	2.9 4.4	3.0 4.5		2.9 4.4		2.9 4.4		V
	$V_{IN} = V_{IH}$ or V_{IL}	$V_{IN} = V_{IH}$ or V_{IL} $I_{OH} = -4.0$ mA $I_{OH} = -8.0$ mA	3.0 4.5	2.58 3.94			2.48 3.80		2.34 3.66		
V _{OL}	Maximum Low–Level Out- put Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 50 \mu A$	3.0 4.5		0.0 0.0	0.1 0.1		0.1 0.1		0.1 0.1	V
	$V_{IN} = V_{IH}$ or V_{IL}	$V_{IN} = V_{IH}$ or V_{IL} $I_{OL} = 4.0$ mA $I_{OL} = 8.0$ mA	3.0 4.5			0.36 0.36		0.44 0.44		0.52 0.52	
I _{IN}	Maximum Input Leakage Current	V _{IN} = 5.5 V or GND	0 to 5.5			±0.1		±1.0		±1.0	μΑ
Icc	Maximum Quiescent Sup- ply Current	$V_{IN} = V_{CC}$ or GND	5.5			2.0		20		40	μΑ

^{*} Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied.

DC ELECTRICAL CHARACTERISTICS (continued)

			v _{cc}	Т	A = 25°C		T _A ≤	85°C	T _A ≤ 1	25°C	
Symbol	Parameter	Test Conditions	(V)	Min	Тур	Max	Min	Max	Min	Max	Unit
I _{CCT}	Quiescent Supply Current	Input: V _{IN} = 3.4 V	5.5			1.35		1.50		1.65	mA
l _{OZ}	Maximum 3–State Leakage Current	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = V_{CC} \text{ or GND}$	5.5			±0.2 5		± 2.5		±2.5	μΑ
I _{OPD}	Output Leakage Current	V _{OUT} = 5.5 V	0.0			0.5		5.0		10	μΑ

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3.0 \text{ ns}$)

					T _A = 25°C		T _A = ≤	€ 85°C	T _A ≤ 1	125°C	
Symbol	Parameter	Test Condit	ions	Min	Тур	Max	Min	Max	Min	Max	Unit
t _{PLH} , t _{PHL}	Maximum Propagation Delay, A to Y	$V_{CC} = 3.3 \pm 0.3 \text{ V}$	$C_L = 15 pF$ $C_L = 50 pF$		5.6 8.1	8.0 11.5	1.0 1.0	9.5 13.0		12.0 16.0	ns
		$V_{CC} = 5.0 \pm 0.5 \text{ V}$	$C_L = 15 \text{ pF}$ $C_L = 50 \text{ pF}$		3.8 5.3	5.5 7.5	1.0 1.0	6.5 8.5		8.5 10.5	
t _{PZL} , t _{PZH}	Maximum Output Enable TIme, OE to Y	$\begin{aligned} &V_{CC} = 3.3 \pm 0.3 V \\ &R_L = 1.0 k\Omega \end{aligned}$			5.4 7.9	8.0 11.5	1.0 1.0	9.5 13.0		11.5 15.0	ns
		$V_{CC} = 5.0 \pm 0.5 \text{ V}$ $R_L = 1.0 \text{ k}\Omega$			3.6 5.1	5.1 7.1	1.0 1.0	6.0 8.0		7.5 9.5	
t _{PLZ} , t _{PHZ}	Maximum Output Disable Time, OE to Y	$V_{CC} = 3.3 \pm 0.3 \text{ V}$ $R_L = 1.0 \text{ k}\Omega$	C _L = 50 pF		9.5	13.2	1.0	15.0		18.0	ns
		$V_{CC} = 5.0 \pm 0.5 \text{ V}$ $R_L = 1.0 \text{ k}\Omega$	C _L = 50 pF		6.1	8.8	1.0	10.0		12.0	
t _{OSLH} , t _{OSHL}	Output-to-Output Skew	$V_{CC} = 3.3 \pm 0.3 \text{ V}$ (Note 1)	C _L = 50 pF			1.5		1.5		2.0	ns
		$V_{CC} = 5.0 \pm 0.5 \text{ V}$ (Note 1)	C _L = 50 pF			1.0		1.0		1.5	
C _{in}	Maximum Input Capacitance				4	10		10		10	pF
C _{out}	Maximum Three–State Output Capacitance (Output in High Imped- ance State)				6						pF


		Typical @ 25°C, V _{CC} = 5.0V	
C_{PD}	Power Dissipation Capacitance (Note 2)	14	рF

NOISE CHARACTERISTICS (Input $t_r = t_f = 3.0 \text{ ns}$, $C_L = 50 \text{ pF}$, $V_{CC} = 5.0 \text{ V}$)

		T _A = 25°C		
Symbol	Characteristic	Тур	Max	Unit
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	0.3	0.8	V
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	- 0.3	- 0.8	V
V _{IHD}	Minimum High Level Dynamic Input Voltage		3.5	V
V _{ILD}	Maximum Low Level Dynamic Input Voltage		1.5	V

Parameter guaranteed by design. t_{OSLH} = |t_{PLHm} - t_{PLHn}|, t_{OSHL} = |t_{PHLm} - t_{PHLn}|.
 C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $I_{CC(OPR)} = C_{PD} \bullet V_{CC} \bullet f_{in} + I_{CC}/4$ (per buffer). C_{PD} is used to determine the no–load dynamic power consumption; $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_{in} + I_{CC} \bullet V_{CC}$.

SWITCHING WAVEFORMS







Figure 1.

Figure 2.







Figure 3. Test Circuit

*Includes all probe and jig capacitance

Figure 4. Test Circuit

MARKING DIAGRAMS (Top View)




*See Applications Note #AND8004/D for date code and traceability information.

^{*}Includes all probe and jig capacitance

PACKAGE DIMENSIONS

D SUFFIX

PLASTIC SOIC PACKAGE CASE 751A-03 ISSUE F




NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIM	ETERS	INCHES				
DIM	MIN	MAX	MIN	MAX			
Α	8.55	8.75	0.337	0.344			
В	3.80	4.00	0.150	0.157			
С	1.35	1.75	0.054	0.068			
D	0.35	0.49	0.014	0.019			
F	0.40	1.25	0.016	0.049			
G	1.27	BSC	0.050	BSC			
J	0.19	0.25	0.008	0.009			
K	0.10	0.25	0.004	0.009			
M	0°	7°	0°	7°			
P	5.80	6.20	0.228	0.244			
R	0.25	0.50	0.010	0.019			

DT SUFFIX PLASTIC TSSOP PACKAGE CASE 948G-01 **ISSUE O**



NOTES:


- IES:
 DIMENSIONING AND TOLERANCING PER ANSI
 Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A DOES NOT INCLUDE MOLD FLASH,
 PROTRUSIONS OR GATE BURRS. MOLD FLASH
 OR GATE BURRS SHALL NOT EXCEED 0.15
- (0.006) PER SIDE.
 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
- 0.25 (0.010) PER SIDE.
 DIMENSION K DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN
 EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
 DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026	BSC	
Н	0.50	0.60	0.020	0.024	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40		0.252 BSC		
M	0 °	8°	0°	8°	

PACKAGE DIMENSIONS

M SUFFIX

PLASTIC SOIC EIAJ PACKAGE CASE 965-01 **ISSUE O**



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. THE LEAD WIDTH DIMENSION (b) DOES NOT
- INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH
 DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α		2.05		0.081
A ₁	0.05	0.20	0.002	0.008
b	0.35	0.50	0.014	0.020
С	0.18	0.27	0.007	0.011
D	9.90	10.50	0.390	0.413
Е	5.10	5.45	0.201	0.215
е	1.27 BSC		0.050 BSC	
HE	7.40	8.20	0.291	0.323
0.50	0.50	0.85	0.020	0.033
Ŀ	1.10	1.50	0.043	0.059
M	0 °	10 °	0 °	10°
Q1	0.70	0.90	0.028	0.035
Z		1.42		0.056

ON Semiconductor and was are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its partnif rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.