
HD404639R Series

4-Bit Single-Chip Microcomputer

HITACHI

Rev. 6.0
Sept. 1998

Description

The HD404639R Series is a member of the HMCS400-series microcomputers designed to increase program productivity with large-capacity memory. The HD404639R Series, completely compatible with the HD404639 Series, reduces current dissipation in half and includes a high-speed version. Each microcomputer has a high-precision dual-tone multi frequency (DTMF) generator, four timers, two serial interfaces, voltage comparator, input capture circuit, 32-kHz oscillator for clock, and four low-power dissipation modes.

The HD404639R Series includes 5 chips: the HD404638R and HD40A4638R with 8-kword ROM; the HD404639R and HD40A4639R with 16-kword ROM; the HD407A4639R with 16-kword PROM.

HD40A4638R, HD40A4639R, HD407A4639R are high-speed versions (minimum instruction cycle time: 0.5 μ s).

The HD407A4639R is a PROM version ZTAT™ microcomputer. A program can be written to the PROM by a PROM writer, which can dramatically shorten system development periods and smooth the process from debugging to mass production. (The ZTAT™ version is 27256-compatible.)

ZTAT™ : Zero Turn Around Time. ZTAT is a trademark of Hitachi Ltd.

Features

- 8,192-word \times 10-bit ROM (HD404638R, HD40A4638R)
- 16,384-word \times 10-bit ROM (HD404639R, HD40A4639R, HD407A4639R)
- 1,152-digit \times 4-bit RAM
- 61 I/O pins and 7 dedicated input pins
 - 12 high-current output pins: Eight 15-mA sinks (a maximum of 7 pins can be used at the same time) and four 10-mA sources
- Four timer/counters
- Eight-bit input capture circuit
- Three timer outputs (including two PWM outputs)
- Two event counter inputs (including one double-edge function)
- Two clock-synchronous 8-bit serial interfaces



HD404639R Series


- Comparator (4 channels)
- On-chip DTMF generator: $f_{osc} = 400\text{ kHz}, 800\text{ kHz}, 2\text{ MHz}, 3.58\text{ MHz}, 4\text{ MHz}, 7.16\text{ MHz},$ or 8 MHz (7.16 MHz and 8 MHz are only available for HD40A4638R, HD40A4639R and HD407A4639R)
- Built-in oscillators
 - Main clock: Ceramic oscillator or crystal (an external clock is also possible)
 - Subclock: 32.768-kHz crystal
- Eleven interrupt sources
 - Five by external sources, including three double-edge function
 - Six by internal sources
- Subroutine stack up to 16 levels, including interrupts
- Four low-power dissipation modes
 - Subactive mode
 - Standby mode
 - Watch mode
 - Stop mode
- One external input for transition from stop mode to active mode
- Instruction cycle time: $1\ \mu\text{s}$ ($f_{osc} = 4\text{ MHz}$ at 1/4 division ratio), $0.5\ \mu\text{s}$ ($f_{osc} = 8\text{ MHz}$ at 1/4 division ratio)
 - 1/4, 1/8, 1/16, or 1/32 division ratio can be selected
- Operation voltage
 - 2.7 V to 6.0 V (HD404638R, HD404639R, HD40A4638R, HD40A4639R)
 - 2.7 V to 5.5 V (HD407A4639R)
 - With $V_{CC} = 2.2\text{ V}$ to 6.0 V , watch mode can be supported, and instructions can be executed in subactive mode (not applicable to the HD407A4639R).
- Two operating modes
 - MCU mode
 - MCU/PROM mode (HD407A4639R)

Ordering Information

Type	Instruction Cycle Time (μs)	Product Name	Model Name	ROM (Words)	Package
Mask ROM	1 ($f_{osc} = 4\text{ MHz}$ at 1/4 division ratio)	HD404638R	HD404638RF	8,192	80-pin plastic QFP (FP-80B)
		HD404639R	HD404639RF	16,384	
	0.5 ($f_{osc} = 8\text{ MHz}$ at 1/4 division ratio)	HD40A4638R	HD40A4638RF	8,192	
		HD40A4639R	HD40A4639RF	16,384	
ZTAT™	0.5 ($f_{osc} = 8\text{ MHz}$ at 1/4 division ratio)	HD407A4639R	HD407A4639RF	16,384	

HITACHI

Pin Arrangement




HD404639R Series

Pin Description

Item	Symbol	Pin Number	I/O	Function
Power supply	V_{CC}	79	—	Applies power voltage
	GND	12	—	Connected to ground
Test	\overline{TEST}	6	I	Used for factory testing only: Connect this pin to V_{CC}
Reset	RESET	9	I	Resets the MCU
Oscillator	OSC ₁	7	I	Input/output pins for the internal oscillator circuit: Connect them to a ceramic oscillator, crystal, or connect OSC ₁ to an external oscillator circuit
	OSC ₂	8	O	
	X1	10	I	Used for a 32.768-kHz crystal for clock purposes. If not to be used, fix the X1 pin to V_{CC} and leave the X2 pin open.
	X2	11	O	
Port	D ₀ –D ₁₁	13–24	I/O	Input/output pins addressed by individual bits; pins D ₄ –D ₁₁ are high-current sink pins that can each supply up to 15 mA, D ₀ –D ₃ are high-current source pins that can each supply up to 10 mA
	D ₁₂ , D ₁₃	25, 26	I	Input pins addressable by individual bits
	R ₀ –R _{C₀}	27–75	I/O	Input/output pins addressable in 4-bit units
	R _{D₀} –R _{D₃} , R _{E₀}	1–5	I	Input pins addressable in 4-bit units
Interrupt	$\overline{INT_0}$, $\overline{INT_1}$, INT ₂ –INT ₄	26–30	I	Input pins for external interrupts
Stop clear	\overline{STOPC}	25	I	Input pin for transition from stop mode to active mode
Serial interface	$\overline{SCK_1}$, $\overline{SCK_2}$	44, 48	I/O	Serial interface clock input/output pin
	SI ₁ , SI ₂	45, 49	I	Serial interface receive data input pin
	SO ₁ , SO ₂	46, 50	O	Serial interface transmit data output pin
Timer	TOB, TOC, TOD	39–41	O	Timer output pins
	\overline{EVNB} , EVND	42, 43	I	Event count input pins
DTMF	TONER	78	O	Output pin for DTMF row signals
	TONEC	77	O	Output pin for DTMF column signals.
	VT _{ref}	80	—	Reference voltage pin for DTMF signals. Voltage conditions being $V_{CC} \geq VT_{ref} \geq GND$
Voltage comparator	COMP ₀ –COMP ₃	1–4	I	Analog input pins for voltage comparator
	VC _{ref}	5	—	Reference voltage pin for inputting the threshold voltage of the analog input pin.
Division rate	SEL	76	I	Input pin for selecting system clock division rate after RESET input or after stop mode cancellation. 1/4 division rate: Connect it to V_{CC} 1/32 division rate: Connect it to GND

HITACHI

Block Diagram



HD404639R Series

Memory Map

ROM Memory Map

The ROM memory map is shown in figure 1 and described below.




Figure 1 ROM Memory Map

Vector Address Area (\$0000–\$000F): Reserved for JMWPL instructions that branch to the start addresses of the reset and interrupt routines. After MCU reset or an interrupt, program execution continues from the vector address.

Zero-Page Subroutine Area (\$0000–\$003F): Reserved for subroutines. The program branches to a subroutine in this area in response to the CAL instruction.

Pattern Area (\$0000–\$0FFF): Contains ROM data that can be referenced with the P instruction.

Program Area (\$0000–\$1FFF (HD404638R, HD40A4638R), \$0000–\$3FFF (HD404639R, HD40A4639R, HD407A4639R)): Used for program coding.

RAM Memory Map

The MCU contains a 1,152-digit \times 4-bit RAM area consisting of a memory register area, a data area, and a stack area. In addition, an interrupt control bits area, special register area, and register flag area are mapped onto the same RAM memory space as a RAM-mapped register area outside the above areas. The RAM memory map is shown in figure 2 and described as follows.

RAM-Mapped Register Area (\$000–\$03F):

- **Interrupt Control Bits Area (\$000–\$003)**
This area is used for interrupt control bits (figure 3). These bits can be accessed only by RAM bit manipulation instructions (SEM/SEMD, REM/REMD, and TM/TMD). However, note that not all the instructions can be used for each bit. Limitations on using the instructions are shown in figure 4.
- **Special Function Register Area (\$004–\$01E, \$024–\$03F)**
This area is used as mode registers and data registers for external interrupts, serial interface 1, serial interface 2, timer/counters, voltage comparator, and as data control registers for I/O ports. The structure is shown in figures 2 and 5. These registers can be classified into three types: write-only (W), read-only (R), and read/write (R/W). RAM bit manipulation instructions cannot be used for these registers.
- **Register Flag Area (\$020–\$023)**
This area is used for the DTON, WDON, and other register flags and interrupt control bits (figure 3). These bits can be accessed only by RAM bit manipulation instructions (SEM/SEMD, REM/REMD, and TM/TMD). However, note that not all the instructions can be used for each bit. Limitations on using the instructions are shown in figure 4.

Memory Register (MR) Area (\$040–\$04F): Consisting of 16 addresses, this area (MR0–MR15) can be accessed by register-register instructions (LAMR and XMRA). The structure is shown in figure 6.

Data Area (\$090–\$2EF): Consists of 464 digits from \$090 to \$25F in two banks, which can be selected by setting the bank register (V: \$03F). Before accessing this area, set the bank register to the required value (figure 7). The area from \$260 to \$2EF is accessed without setting the bank register.

Stack Area (\$3C0–\$3FF): Used for saving the contents of the program counter (PC), status flag (ST), and carry flag (CA) at subroutine call (CAL or CALL instruction) and for interrupts. This area can be used as a 16-level nesting subroutine stack in which one level requires four digits. The data to be saved and the save conditions are shown in figure 6.

The program counter is restored by either the RTN or RTNI instruction, but the status and carry flags can only be restored by the RTNI instruction. Any unused space in this area is used for data storage.

HD404639R Series




Figure 2 RAM Memory Map

	Bit 3	Bit 2	Bit 1	Bit 0	
0	IM0 (IM of INT ₀)	IF0 (IF of INT ₀)	RSP (Reset SP bit)	IE (Interrupt enable flag)	\$000
1	IMTA (IM of timer A)	IFTA (IF of timer A)	IM1 (IM of INT ₁)	IF1 (IF of INT ₁)	\$001
2	IMTC (IM of timer C)	IFTC (IF of timer C)	IMTB (IM of timer B)	IFTB (IF of timer B)	\$002
3	IMS1 (IM of serial interface 1)	IFS1 (IF of serial interface 1)	IMTD (IM of timer D)	IFTD (IF of timer D)	\$003
Interrupt control bits area					
	Bit 3	Bit 2	Bit 1	Bit 0	
32	DTON (Direct transfer on flag)	Not used	WDON (Watchdog on flag)	LSON (Low speed on flag)	\$020
33	RAME (RAM enable flag)	Not used	ICEF (Input capture error flag)	ICSF (Input capture status flag)	\$021
34	IM3 (IM of INT ₃)	IF3 (IF of INT ₃)	IM2 (IM of INT ₂)	IF2 (IF of INT ₂)	\$022
35	IMS2 (IM of serial interface 2)	IFS2 (IF of serial interface 2)	IM4 (IM of INT ₄)	IF4 (IF of INT ₄)	\$023
Register flag area					

IF: Interrupt request flag
 IM: Interrupt mask
 IE: Interrupt enable flag
 SP: Stack pointer

Figure 3 Configuration of Interrupt Control Bits and Register Flag Areas

	SEM/SEMD	REM/REMD	TM/TMD
IE	Allowed	Allowed	Allowed
IM			
LSON			
IF	Not executed	Allowed	Allowed
ICSF			
ICEF			
RAME			
RSP	Not executed	Allowed	Inhibited
WDON	Allowed	Not executed	Inhibited
DTON	Not executed in active mode	Allowed	Allowed
	Used in subactive mode		
Not used	Not executed	Not executed	Inhibited

Note: WDON is reset by MCU reset or by $\overline{\text{STOPC}}$ enable for stop mode cancellation.
 DTON is always reset in active mode.
 If the TM or TMD instruction is executed for the inhibited bits or non-existing bits, the value in ST becomes invalid.

Figure 4 Usage Limitations of RAM Bit Manipulation Instructions

HD404639R Series

	Bit 3	Bit 2	Bit 1	Bit 0
\$000	Interrupt control bits area			
\$003				
PMRA \$004	R5 ₂ /SI ₂	R5 ₃ /SO ₂	R4 ₂ /SI ₁	R4 ₃ /SO ₁
SM1A \$005	R4 ₁ /SCK ₁	Serial transmit clock speed selection 1		
SR1L \$006	Serial data register 1 (lower digit)			
SR1U \$007	Serial data register 1 (upper digit)			
TMA \$008	*1	Clock source selection (timer A)		
TMB1 \$009	*2	Clock source selection (timer B)		
TRBL/TWBL \$00A	Timer B register (lower digit)			
TRBU/TWBU \$00B	Timer B register (upper digit)			
MIS \$00C	*3	SO ₁ PMOS control	Interrupt frame period selection	
TMC1 \$00D	*2	Clock source selection (timer C)		
TRCL/TWCL \$00E	Timer C register (lower digit)			
TRCU/TWCU \$00F	Timer C register (upper digit)			
TMD1 \$010	*2	Clock source selection (timer D)		
TRDL/TWDL \$011	Timer D register (lower digit)			
TRDU/TWDU \$012	Timer D register (upper digit)			
TMB2 \$013	Not used	Not used	Timer-B output mode selection	
TMC2 \$014	Timer-C output mode selection			
TMD2 \$015	*4	Timer-D output mode selection		
CCR \$016	Internal reference voltages level			
CDR \$017	Result of each analog input comparison			
CER \$018	*5	*6	*7	
TGM \$019	TONEC output frequency		TONER output frequency	
TGC \$01A	*8	*9	DTMF enable	Not used
SM2A \$01B	R5 ₁ /SCK ₂	Serial transmit clock speed selection 2		
SM2B \$01C	Not used	SO ₂ PMOS control	*10	*11
SR2L \$01D	Serial data register 2 (lower digit)			
SR2U \$01E	Serial data register 2 (upper digit)			
	Not used			
\$020	Register flag area			
\$023				
PMRB \$024	R0 ₃ /INT ₄	R0 ₂ /INT ₃	R0 ₁ /INT ₂	R0 ₀ /INT ₁
PMRC \$025	D ₁₃ /INT ₀	D ₁₂ /STOPC	R4 ₀ /EVND	R3 ₃ /EVNB
ESR1 \$026	INT ₃ detection edge selection		INT ₂ detection edge selection	
ESR2 \$027	EVND detection edge selection		INT ₄ detection edge selection	
SM1B \$028	Not used	Not used	*12	*13
SSR1 \$029	*14	*15	System clock selection	
SSR2 \$02A	System clock selection		System clock division rate	
	Not used			
DCD0 \$02C	Port D ₃ DCR	Port D ₂ DCR	Port D ₁ DCR	Port D ₀ DCR
DCD1 \$02D	Port D ₇ DCR	Port D ₆ DCR	Port D ₅ DCR	Port D ₄ DCR
DCD2 \$02E	Port D ₁₁ DCR	Port D ₁₀ DCR	Port D ₉ DCR	Port D ₈ DCR
	Not used			
DCR0 \$030	Port R0 ₃ DCR	Port R0 ₂ DCR	Port R0 ₁ DCR	Port R0 ₀ DCR
DCR1 \$031	Port R1 ₃ DCR	Port R1 ₂ DCR	Port R1 ₁ DCR	Port R1 ₀ DCR
DCR2 \$032	Port R2 ₃ DCR	Port R2 ₂ DCR	Port R2 ₁ DCR	Port R2 ₀ DCR
DCR3 \$033	Port R3 ₃ DCR	Port R3 ₂ DCR	Port R3 ₁ DCR	Port R3 ₀ DCR
DCR4 \$034	Port R4 ₃ DCR	Port R4 ₂ DCR	Port R4 ₁ DCR	Port R4 ₀ DCR
DCR5 \$035	Port R5 ₃ DCR	Port R5 ₂ DCR	Port R5 ₁ DCR	Port R5 ₀ DCR
DCR6 \$036	Port R6 ₃ DCR	Port R6 ₂ DCR	Port R6 ₁ DCR	Port R6 ₀ DCR
DCR7 \$037	Port R7 ₃ DCR	Port R7 ₂ DCR	Port R7 ₁ DCR	Port R7 ₀ DCR
DCR8 \$038	Port R8 ₃ DCR	Port R8 ₂ DCR	Port R8 ₁ DCR	Port R8 ₀ DCR
DCR9 \$039	Port R9 ₃ DCR	Port R9 ₂ DCR	Port R9 ₁ DCR	Port R9 ₀ DCR
DCRA \$03A	Port RA ₃ DCR	Port RA ₂ DCR	Port RA ₁ DCR	Port RA ₀ DCR
DCRB \$03B	Port RB ₃ DCR	Port RB ₂ DCR	Port RB ₁ DCR	Port RB ₀ DCR
DCRC \$03C	Not used	Not used	Not used	Port RC ₀ DCR
	Not used			
V \$03F	Not used	Not used	Not used	*16

- Notes:
1. Timer-A/time-base
 2. Auto-reload on/off
 3. Pull-up MOS control
 4. Input capture selection
 5. Comparator switch
 6. Reference voltage selection
 7. Comparator selection
 8. TONEC output control
 9. TONER output control
 10. SO₂ output control in idle states
 11. Serial clock source selection 2
 12. SO₁ output level control in idle states
 13. Transmit clock source selection 1
 14. 32-kHz oscillation stop
 15. 32-kHz oscillation division ratio
 16. Bank 0 to bank 1 selection

Figure 5 Special Function Register Area




Figure 6 Configuration of Memory Registers and Stack Area, and Stack Position




Figure 7 Bank Register (V)

HD404639R Series

Functional Description

Registers and Flags

The MCU has nine registers and two flags for CPU operations. They are shown in figure 8 and described below.




Figure 8 Registers and Flags

Accumulator (A), B Register (B): Four-bit registers used to hold the results from the arithmetic logic unit (ALU) and transfer data between memory, I/O, and other registers.

W Register (W), X Register (X), Y Register (Y): Two-bit (W) and four-bit (X and Y) registers used for indirect RAM addressing. The Y register is also used for D-port addressing.

HITACHI

SPX Register (SPX), SPY Register (SPY): Four-bit registers used to supplement the X and Y registers.

Carry Flag (CA): One-bit flag that stores any ALU overflow generated by an arithmetic operation. CA is affected by the SEC, REC, ROTL, and ROTR instructions. A carry is pushed onto the stack during an interrupt and popped from the stack by the RTNI instruction—but not by the RTN instruction.

Status Flag (ST): One-bit flag that latches any overflow generated by an arithmetic or compare instruction, not-zero decision from the ALU, or result of a bit test. ST is used as a branch condition of the BR, BRL, CAL, and CALL instructions. The contents of ST remain unchanged until the next arithmetic, compare, or bit test instruction is executed, but become 1 after the BR, BRL, CAL, or CALL instruction is read, regardless of whether the instruction is executed or skipped. The contents of ST are pushed onto the stack during an interrupt and popped from the stack by the RTNI instruction—but not by the RTN instruction.

Program Counter (PC): 14-bit binary counter that points to the ROM address of the instruction being executed.

Stack Pointer (SP): Ten-bit pointer that contains the address of the stack area to be used next. The SP is initialized to \$3FF by MCU reset. It is decremented by 4 when data is pushed onto the stack, and incremented by 4 when data is popped from the stack. The top four bits of the SP are fixed at 1111, so a stack can be used up to 16 levels.

The SP can be initialized to \$3FF in another way: by resetting the RSP bit with the REM or REMD instruction.

Reset

The MCU is reset by inputting a high-level voltage to the RESET pin. At power-on or when stop mode is cancelled, RESET must be high for at least one t_{RC} to enable the oscillator to stabilize. During operation, RESET must be high for at least two instruction cycles.

Initial values after MCU reset are listed in table 1.

HD404639R Series

Table 1 Initial Values After MCU Reset

Item	Abbr.	Initial Value	Contents
Program counter	(PC)	\$0000	Indicates program execution point from start address of ROM area
Status flag	(ST)	1	Enables conditional branching
Stack pointer	(SP)	\$3FF	Stack level 0
Interrupt flags/mask	Interrupt enable flag (IE)	0	Inhibits all interrupts
	Interrupt request flag (IF)	0	Indicates there is no interrupt request
	Interrupt mask (IM)	1	Prevents (masks) interrupt requests
I/O	Port data register (PDR)	All bits 1	Enables output at level 1
	Data control register (DCD0–DCD2)	All bits 0	Turns output buffer off (to high impedance)
		(DCR0–DCRC)	
	Port mode register A (PMRA)	0000	Refer to description of port mode register A
	Port mode register B (PMRB)	0000	Refer to description of port mode register B
	Port mode register C bits 3, 1, 0 (PMRC3, PMRC1, PMRC0)	000	Refer to description of port mode register C
	Detection edge select register 1 (ESR1)	0000	Disables edge detection
	Detection edge select register 2 (ESR2)	0000	Disables edge detection
Timer/serial interface	Timer mode register A (TMA)	0000	Refer to description of timer mode register A
	Timer mode register B1 (TMB1)	0000	Refer to description of timer mode register B1
	Timer mode register B2 (TMB2)	- - 00	Refer to description of timer mode register B2
	Timer mode register C1 (TMC1)	0000	Refer to description of timer mode register C1
	Timer mode register C2 (TMC2)	- 000	Refer to description of timer mode register C2
	Timer mode register D1 (TMD1)	0000	Refer to description of timer mode register D1
	Timer mode register D2 (TMD2)	0000	Refer to description of timer mode register D2

- Notes: 1. The statuses of other registers and flags after MCU reset are shown in the following table.
 2. X indicates invalid value. – indicates that the bit does not exist.

HD404639R Series

Item		Abbr.	Initial Value	Contents
Timer/ counters, serial interface	Serial mode register 1A	(SM1A)	0000	Refer to description of serial mode register 1A
	Serial mode register 1B	(SM1B)	- - X0	Refer to description of serial mode register 1B
	Serial mode register 2A	(SM2A)	0000	Refer to description of serial mode register 2A
	Serial mode register 2B	(SM2B)	- 0X0	Refer to description of serial mode register 2B
	Prescaler S	(PSS)	\$000	—
	Prescaler W	(PSW)	\$00	—
	Timer counter A	(TCA)	\$00	—
	Timer counter B	(TCB)	\$00	—
	Timer counter C	(TCC)	\$00	—
	Timer counter D	(TCD)	\$00	—
	Timer write register B	(TWBU, TWBL)	\$X0	—
	Timer write register C	(TWCU, TWCL)	\$X0	—
	Timer write register D	(TWDU, TWDL)	\$X0	—
	Octal counter		000	—
Comparator	Compare control register	(CCR)	0000	Refer to description of voltage comparator
	Compare enable register	(CER)	0000	Refer to description of voltage comparator
Bit register	Low speed on flag	(LSON)	0	Refer to description of operating modes
	Watchdog timer on flag	(WDON)	0	Refer to description of timer C
	Direct transfer on flag	(DTON)	0	Refer to description of operating modes
	Input capture status flag	(ICSF)	0	Refer to description of timer D
	Input capture error flag	(ICEF)	0	Refer to description of timer D
Others	Miscellaneous register	(MIS)	0000	Refer to description of operating modes, and oscillator circuit
	System clock select register 1 bits 2–0	(SSR12–SSR10)	000	Refer to description of operating modes, and oscillator circuit
	System clock select register 2	(SSR2)	0000	
	Bank register	(V)	- - - 0	Refer to description of RAM memory map

- Notes: 1. The statuses of other registers and flags after MCU reset are shown in the following table.
 2. X indicates invalid value. – indicates that the bit does not exist.

HD404639R Series

Item	Abbr.	Status After Cancellation of Stop Mode by STOPC Input	Status After Cancellation of Stop Mode by MCU Reset	Status After all Other Types of Reset
Carry flag	(CA)	Pre-stop-mode values are not guaranteed; values must be initialized by program		Pre-stop-mode values are not guaranteed; values must be initialized by program
Accumulator	(A)			
B register	(B)			
W register	(W)			
X/SPX register	(X/SPX)			
Y/SPY register	(Y/SPY)			
Serial data register	(SRL, SRU)			
RAM		Pre-stop-mode values are retained		
RAM enable flag	(RAME)	1	0	0
Port mode register C bit 2 (PMRC2)		Pre-stop-mode values are retained	0	0
System clock select register 1 bit 3	(SSR13)			

Interrupts

The MCU has 11 interrupt sources: five external signals (\overline{INT}_0 , \overline{INT}_1 , INT_2 , INT_3 , INT_4), four timer/counters (timers A, B, C, and D), and two serial interfaces (serial interface 1, serial interface 2).

An interrupt request flag (IF), interrupt mask (IM), and vector address are provided for each interrupt source, and an interrupt enable flag (IE) controls the entire interrupt process.

Some vector addresses are shared by two different interrupts. They are timer B and INT_2 , timer C and INT_3 , timer D and INT_4 , and serial interface 1 and serial interface 2. So the type of request that has occurred must be checked at the beginning of interrupt processing.

Interrupt Control Bits and Interrupt Processing: Locations \$000 to \$003 and \$022 to \$023 in RAM are reserved for the interrupt control bits which can be accessed by RAM bit manipulation instructions.

The interrupt request flag (IF) cannot be set by software. MCU reset initializes the interrupt enable flag (IE) and the IF to 0 and the interrupt mask (IM) to 1.

A block diagram of the interrupt control circuit is shown in figure 9, interrupt priorities and vector addresses are listed in table 2, and interrupt processing conditions for the 11 interrupt sources are listed in table 3.

An interrupt request occurs when the IF is set to 1 and the IM is set to 0. If the IE is 1 at that point, the interrupt is processed. A priority programmable logic array (PLA) generates the vector address assigned to that interrupt source.

The interrupt processing sequence is shown in figure 10 and an interrupt processing flowchart is shown in figure 11. After an interrupt is acknowledged, the previous instruction is completed in the first cycle. The IE is reset in the second cycle, the carry, status, and program counter values are pushed onto the stack during the second and third cycles, and the program jumps to the vector address to execute the instruction in the third cycle.

Program the JMPL instruction at each vector address to branch the program to the start address of the interrupt program, and reset the IF by a software instruction within the interrupt program.

Table 2 Vector Addresses and Interrupt Priorities

Reset/Interrupt	Priority	Vector Address
RESET, STOPC*	—	\$0000
$\overline{\text{INT}}_0$	1	\$0002
$\overline{\text{INT}}_1$	2	\$0004
Timer A	3	\$0006
Timer B, INT ₂	4	\$0008
Timer C, INT ₃	5	\$000A
Timer D, INT ₄	6	\$000C
Serial 1 and 2	7	\$000E

Note: * The $\overline{\text{STOPC}}$ interrupt request is valid only in stop mode

Table 3 Interrupt Processing and Activation Conditions

Interrupt Control Bit	Interrupt Source						
	$\overline{\text{INT}}_0$	$\overline{\text{INT}}_1$	Timer A	Timer B or INT ₂	Timer C or INT ₃	Timer D or INT ₄	Serial 1 or Serial 2
IE	1	1	1	1	1	1	1
IF0 · $\overline{\text{IM}}_0$	1	0	0	0	0	0	0
IF1 · $\overline{\text{IM}}_1$	*	1	0	0	0	0	0
IFTA · $\overline{\text{IM}}_{\text{TA}}$	*	*	1	0	0	0	0
IFTB · $\overline{\text{IM}}_{\text{TB}}$ + IF2 · $\overline{\text{IM}}_2$	*	*	*	1	0	0	0
IFTC · $\overline{\text{IM}}_{\text{TC}}$ + IF3 · $\overline{\text{IM}}_3$	*	*	*	*	1	0	0
IFTD · $\overline{\text{IM}}_{\text{TD}}$ + IF4 · $\overline{\text{IM}}_4$	*	*	*	*	*	1	0
IFS1 · $\overline{\text{IM}}_{\text{S1}}$ + IFS2 · $\overline{\text{IM}}_{\text{S2}}$	*	*	*	*	*	*	1

Note: * Can be either 0 or 1. Their values have no effect on operation.




Figure 9 Interrupt Control Circuit




Figure 10 Interrupt Processing Sequence




Figure 11 Interrupt Processing Flowchart

Interrupt Enable Flag (IE: \$000, Bit 0): Controls the entire interrupt process. It is reset by the interrupt processing and set by the RTNI instruction, as listed in table 4.

Table 4 Interrupt Enable Flag (IE: \$000, Bit 0)

IE	Interrupt Enabled/Disabled
0	Disabled
1	Enabled

External Interrupts (\overline{INT}_0 , \overline{INT}_1 , INT_2 – INT_4): Five external interrupt signals.

External Interrupt Request Flags (IF0–IF4: \$000, \$001, \$022, \$023): IF0 and IF1 are set at the falling edge of signals input to \overline{INT}_0 and \overline{INT}_1 , and IF2–IF4 are set at the rising or falling edge of signals input to INT_2 – INT_4 , as listed in table 5. The INT_2 – INT_4 interrupt edges are selected by the detection edge select registers (ESR1, ESR2: \$026, \$027) as shown in figures 12 and 13.

Table 5 External Interrupt Request Flags (IF0–IF4: \$000, \$001, \$022, \$023)

IF0–IF4	Interrupt Request
0	No
1	Yes




Figure 12 Detection Edge Selection Register 1 (ESR1)

HD404639R Series




Figure 13 detection Edge Selection Register 2 (ESR2)

External Interrupt Masks (IM0–IM4: \$000, \$001, \$022, \$023): Prevent (mask) interrupt requests caused by the corresponding external interrupt request flags, as listed in table 6.

Table 6 External Interrupt Masks (IM0–IM4: \$000, \$001, \$022, \$023)

IM0–IM4	Interrupt Request
0	Enabled
1	Disabled (masked)

Timer A Interrupt Request Flag (IFTA: \$001, Bit 2): Set by overflow output from timer A, as listed in table 7.

Table 7 Timer A Interrupt Request Flag (IFTA: \$001, Bit 2)

IFTA	Interrupt Request
0	No
1	Yes

Timer A Interrupt Mask (IMTA: \$001, Bit 3): Prevents (masks) an interrupt request caused by the timer A interrupt request flag, as listed in table 8.

Table 8 Timer A Interrupt Mask (IMTA: \$001, Bit 3)

IMTA	Interrupt Request
0	Enabled
1	Disabled (masked)

Timer B Interrupt Request Flag (IFTB: \$002, Bit 0): Set by overflow output from timer B, as listed in table 9.

Table 9 Timer B Interrupt Request Flag (IFTB: \$002, Bit 0)

IFTB	Interrupt Request
0	No
1	Yes

Timer B Interrupt Mask (IMTB: \$002, Bit 1): Prevents (masks) an interrupt request caused by the timer B interrupt request flag, as listed in table 10.

Table 10 Timer B Interrupt Mask (IMTB: \$002, Bit 1)

IMTB	Interrupt Request
0	Enabled
1	Disabled (masked)

Timer C Interrupt Request Flag (IFTC: \$002, Bit 2): Set by overflow output from timer C, as listed in table 11.

Table 11 Timer C Interrupt Request Flag (IFTC: \$002, Bit 2)

IFTC	Interrupt Request
0	No
1	Yes

Timer C Interrupt Mask (IMTC: \$002, Bit 3): Prevents (masks) an interrupt request caused by the timer C interrupt request flag, as listed in table 12.

Table 12 Timer C Interrupt Mask (IMTC: \$002, Bit 3)

IMTC	Interrupt Request
0	Enabled
1	Disabled (masked)

HD404639R Series

Timer D Interrupt Request Flag (IFTD: \$003, Bit 0): Set by overflow output from timer D, or by the rising or falling edge of signals input to EVND when the input capture function is used, as listed in table 13.

Table 13 Timer D Interrupt Request Flag (IFTD: \$003, Bit 0)

IFTD	Interrupt Request
0	No
1	Yes

Timer D Interrupt Mask (IMTD: \$003, Bit 1): Prevents (masks) an interrupt request caused by the timer D interrupt request flag, as listed in table 14.

Table 14 Timer D Interrupt Mask (IMTD: \$003, Bit 1)

IMTD	Interrupt Request
0	Enabled
1	Disabled (masked)

Serial Interrupt Request Flags (IFS1: \$003, Bit 2; IFS2: \$023, Bit 2): Set when data transfer is completed or when data transfer is suspended, as listed in table 15.

Table 15 Serial Interrupt Request Flag (IFS1: \$003, Bit 2; IFS2: \$023, Bit 2)

IFS1, IFS2	Interrupt Request
0	No
1	Yes

Serial Interrupt Masks (IMS1: \$003, Bit 3; IMS2: \$023, Bit 3): Prevents (masks) an interrupt request caused by the serial interrupt request flag, as listed in table 16.

Table 16 Serial Interrupt Mask (IMS1: \$003, Bit 3; IMS2: \$023, Bit 3)

IMS1, IMS2	Interrupt Request
0	Enabled
1	Disabled (masked)

Operating Modes

The MCU has five operating modes as shown in table 17. The operations in each mode are listed in tables 18 and 19. Transitions between operating modes are shown in figure 14.

Table 17 Operating Modes and Clock Status

		Mode Name				
		Active	Standby	Stop	Watch	Subactive
Activation method		RESET	SBY	STOP	STOP	$\overline{\text{INT}}_0$ or timer A
		cancellation, interrupt request	instruction	instruction when TMA3 = 0	instruction when TMA3 = 1	interrupt request from watch mode when LSON = 1
		STOPC			STOP/SBY instruction in subactive mode (when direct transfer is not selected)	
		cancellation in stop mode, STOP/SBY instruction in subactive mode (when direct transfer is selected)				
Status	System oscillator	OP	OP	Stopped	Stopped	Stopped
	Subsystem oscillator	OP	OP	OP *1	OP	OP
Cancellation method		RESET input, STOP/SBY instruction	RESET input, interrupt request	RESET input, STOPC input in stop mode	RESET input, $\overline{\text{INT}}_0$ or timer A interrupt request	RESET input, STOP/SBY instruction

Notes: OP implies in operation

1. Operating or stopping the oscillator can be selected by setting bit 3 of system clock select register 1 (SSR1: \$029).

HD404639R Series

Table 18 Operations in Low-Power Dissipation Modes

Function	Stop Mode	Watch Mode	Standby Mode	Subactive Mode
CPU	Reset	Retained	Retained	OP
RAM	Retained	Retained	Retained	OP
Timer A	Reset	OP	OP	OP
Timer B	Reset	Stopped	OP	OP
Timer C	Reset	Stopped	OP	OP
Timer D	Reset	Stopped	OP	OP
Serial interface 1, 2	Reset	Stopped* ²	OP	OP
DTMF	Reset	Reset	OP	Reset
Comparator	Reset	Stopped	Stopped	OP
I/O	Reset* ¹	Retained	Retained	OP

Notes: OP implies in operation

1. Output pins are at high impedance.
2. Transmission/reception is activated if a clock is input in external clock mode. However, all interrupts stop.

Table 19 I/O Status in Low-Power Dissipation Modes

	Output		Input
	Standby mode, watch mode	Stop mode	Active mode, subactive mode
D ₀ –D ₁₁	Retained	High impedance	Input enabled
D ₁₂ –D ₁₃ , RD ₀ –RD ₃ , RE ₀	—	—	Input enabled
R0 ₀ –RC ₁	Retained or output of peripheral functions	High impedance	Input enabled




Figure 14 MCU Status Transitions

HD404639R Series

Active Mode: All MCU functions operate according to the clock generated by the system oscillators OSC₁ and OSC₂.

Standby Mode: In standby mode, the oscillators continue to operate, but the clocks related to instruction execution stop. Therefore, the CPU operation stops, but all RAM and register contents are retained, and the D or R port status, when set to output, is maintained. Peripheral functions such as interrupts, timers, and serial interface continue to operate. The power dissipation in this mode is lower than in active mode because the CPU stops.

The MCU enters standby mode when the SBY instruction is executed in active mode.

Standby mode is terminated by a RESET input or an interrupt request. If it is terminated by RESET input, the MCU is reset as well. After an interrupt request, the MCU enters active mode and executes the next instruction after the SBY instruction. If the interrupt enable flag is 1, the interrupt is then processed; if it is 0, the interrupt request is left pending and normal instruction execution continues. A flowchart of operation in standby mode is shown in figure 15.

Stop Mode: In stop mode, all MCU operations stop and RAM data is retained. Therefore, the power dissipation in this mode is the least of all modes. The OSC₁ and OSC₂ oscillator stops. For the X1 and X2 oscillator to operate or stop can be selected by setting bit 3 of system clock select register 1 (SSR1: \$029; operating: SSR13 = 0, stop: SSR13 = 1) (figure 24). The MCU enters stop mode if the STOP instruction is executed in active mode when bit 3 of timer mode register A (TMA: \$008) is set to 0 (TMA3 = 0) (figure 41).

Stop mode is terminated by a RESET input or a $\overline{\text{STOPC}}$ input as shown in figure 16. RESET or $\overline{\text{STOPC}}$ must be applied for at least one t_{RC} to stabilize oscillation (refer to the AC Characteristics section). When the MCU restarts after stop mode is cancelled, all RAM contents before entering stop mode are retained, but the accuracy of the contents of the accumulator, B register, W register, X/SPX register, Y/SPY register, carry flag, and serial data register cannot be guaranteed.

Watch Mode: In watch mode, the clock function (timer A) using the X1 and X2 oscillator operates but other function operations stop. Therefore, the power dissipation in this mode is the second least to stop mode, and this mode is convenient when only clock display is used. In this mode, the OSC₁ and OSC₂ oscillator stops, but the X1 and X2 oscillator operates. The MCU enters watch mode if the STOP instruction is executed in active mode when TMA3 = 1, or if the STOP or SBY instruction is executed in subactive mode.

Watch mode is terminated by a RESET input or a timer-A/ $\overline{\text{INT}}_0$ interrupt request. For details of RESET input, refer to the Stop Mode section. When terminated by a timer-A/ $\overline{\text{INT}}_0$ interrupt request, the MCU enters active mode if LSON is 0, or subactive mode if LSON is 1. After an interrupt request is generated, the time required to enter active mode is t_{RC} for a timer A interrupt, and T_x (where $T + t_{\text{RC}} < T_x < 2T + t_{\text{RC}}$) for an $\overline{\text{INT}}_0$ interrupt, as shown in figures 17 and 18.

Operation during mode transition is the same as that at standby mode cancellation (figure 15).




Figure 15 MCU Operation Flowchart




Figure 16 Timing of Stop Mode Cancellation

Subactive Mode: The OSC₁ and OSC₂ oscillator stops and the MCU operates with a clock generated by the X1 and X2 oscillator. In this mode, functions other than the DTMF generator operate. However, because the operating clock is slow, the power dissipation becomes low, next to watch mode.

The CPU instruction execution speed can be selected as 244 μs or 122 μs by setting bit 2 (SSR12) of system clock select register 1 (SSR1: \$029). Note that the SSR12 value must be changed in active mode. If the value is changed in subactive mode, the MCU may malfunction.

When the STOP or SBY instruction is executed in subactive mode, the MCU enters either watch or active mode, depending on the statuses of the low speed on flag (LSON: \$020, bit 0) and the direct transfer on flag (DTON: \$020, bit 3).

Subactive mode is an optional function that the user must specify on the function option list.

Interrupt Frame: In watch and subactive modes, ϕ_{CLK} is applied to timer A and the \overline{INT}_0 circuit. Prescaler W and timer A operate as the time-base and generate the timing clock for the interrupt frame. Three interrupt frame lengths (T) can be selected by setting the miscellaneous register (MIS: \$00C) (figure 18).

In watch and subactive modes, the timer-A/ \overline{INT}_0 interrupt is generated synchronously with the interrupt frame. The interrupt request is generated synchronously with the interrupt strobe timing except during transition to active mode. The falling edge of the \overline{INT}_0 signal is input asynchronously with the interrupt frame timing, but it is regarded as input synchronously with the second interrupt strobe clock after the falling edge. An overflow and interrupt request in timer A is generated synchronously with the interrupt strobe timing.

Note on Use: When the MCU is in watch mode or sub-active mode and if the high level period before the falling edge of \overline{INT}_0 is shorter than the interrupt frame or if the low level period after the falling edge of \overline{INT}_0 is shorter than the interrupt frame, \overline{INT}_0 is not detected. Therefore, the high or low level period of \overline{INT}_0 must be held longer than the interrupt frame when the MCU is in watch mode or subactive mode.




Figure 17 Interrupt Frame

Miscellaneous register (MIS: \$00C)

Bit	3	2	1	0
Initial value	0	0	0	0
Read/Write	W	W	W	W
Bit name	MIS3	MIS2	MIS1	MIS0

MIS3	MIS2	MIS1	MIS0	T^{*1}	t_{RC}^{*1}	Oscillation circuit conditions
Buffer control. Refer to figure 38.		0	0	0.24414 ms	0.12207 ms	External clock input
					0.24414 ms ^{*2}	
		0	1	15.625 ms	7.8125 ms	Ceramic oscillator
		1	0	62.5 ms	31.25 ms	Crystal oscillator
		1	1	Not used		—

Notes: 1. The values of T and t_{RC} are applied when a 32.768-kHz crystal oscillator is used.
 2. The value is applied only when direct transfer operation is used.

Figure 18 Miscellaneous Register (MIS)

HD404639R Series

Direct Transition from Subactive Mode to Active Mode: Available by controlling the direct transfer on flag (DTON: \$020, bit 3) and the low speed on flag (LSON: \$020, bit 0). The procedures are described below:

- Set LSON to 0 and DTON to 1 in subactive mode.
- Execute the STOP or SBY instruction.
- The MCU automatically enters active mode from subactive mode after waiting for the MCU internal processing time and oscillation stabilization time (figure 19).

Notes: 1. The DTON flag (\$020, bit 3) can be set only in subactive mode. It is always reset in active mode.

2. The transition time (T_D) from subactive mode to active mode:

$$t_{RC} < T_D < T + t_{RC}$$




Figure 19 Direct Transition Timing

Stop Mode Cancellation by \overline{STOPC} : The MCU enters active mode from stop mode by a \overline{STOPC} input as well as by RESET. In either case, the MCU starts instruction execution from the starting address (address 0) of the program. However, the value of the RAM enable flag (RAME: \$021, bit 3) differs between cancellation by \overline{STOPC} and by RESET. When stop mode is cancelled by RESET, RAME = 0; when cancelled by \overline{STOPC} , RAME = 1. RESET can cancel all modes, but \overline{STOPC} is valid only in stop mode; \overline{STOPC} input is ignored in other modes. Therefore, when the program requires to confirm that stop mode has been cancelled by \overline{STOPC} (for example, when the RAM contents before entering stop mode are used after transition to active mode), execute the TEST instruction on the RAM enable flag (RAME) at the beginning of the program.

MCU Operation Sequence: The MCU operates in the sequences shown in figures 20 to 22. It is reset by an asynchronous RESET input, regardless of its status.

The low-power mode operation sequence is shown in figure 22. With the IE flag cleared and an interrupt flag set together with its interrupt mask cleared, if a STOP/SBY instruction is executed, the instruction is

cancelled (regarded as an NOP) and the following instruction is executed. Before executing a STOP/SBY instruction, make sure all interrupt flags are cleared or all interrupts are masked.




Figure 20 MCU Operating Sequence (Power On)




Figure 22 MCU Operating Sequence (Low-Power Mode Operation)

Internal Oscillator Circuit

A block diagram of the clock generation circuit is shown in figure 23. As shown in table 20, a ceramic oscillator or crystal oscillator can be connected to OSC₁ and OSC₂, and a 32.768-kHz oscillator can be connected to X1 and X2. The system oscillator can also be operated by an external clock. System clock select register 1 (SSR1: \$029) and system clock select register 2 (SSR2: \$02A) must be selected according to the frequency of the oscillator connected to OSC₁ and OSC₂ (figure 24).

Note: If the SSR10, SSR11, SSR22 and SSR23 setting does not match the oscillator frequency, the DTMF generator and subsystems using the 32.768-kHz oscillation will malfunction.




Figure 23 Clock Generation Circuit

System clock select register 1 (SSR1: \$029)

Bit	3	2	1	0
Initial value	0	0	0	0
Read/Write	W	W	W	W
Bit name	SSR13	SSR12	SSR11	SSR10

SSR13	32-kHz oscillation stop
0	Oscillation operates in stop mode
1	Oscillation stops in stop mode

SSR12	32-kHz oscillation division ratio selection
0	$f_{SUB} = f_X/8$
1	$f_{SUB} = f_X/4$

SSR23	SSR22	SSR11	SSR10	System clock selection
0	0	0	0	400 kHz
			1	800 kHz
		1	0	2 MHz
			1	4 MHz
1	1	Don't care	Don't care	3.58 MHz
	0	1	1	8 MHz
	1	Don't care	Don't care	7.16 MHz

Figure 24 System Clock Select Register 1 (SSR1)




Figure 25 Typical Layouts of Crystal and Ceramic Oscillator

HD404639R Series

The division ratio of the system clock can be selected as 1/4, 1/8, 1/16, or 1/32 by setting bits 0 and 1 (SSR20, SSR21) of system clock select register 2 (SSR2: \$02A).

The values of SSR20 and SSR21 are valid after the MCU enters watch mode (SSR22 and SSR23 are valid directly). The system clock must be stopped when the division ratio is to be changed.

There are two ways for setting the division ratio of the system clock.

- The division ratio is selected by setting SSR20 and SSR21 in active mode (at this time, the presetting values of SSR20 and SSR21 are valid). This causes the MCU to enter watch mode (system clock is stopped). When the MCU enters active mode from watch mode, the setting values of SSR20 and SSR21 become valid.
- The division ratio can also be selected by setting SSR20 and SSR21 in subactive mode. This causes the MCU to enter active mode via watch mode, thus validating the setting values of SSR20 and SSR21 (so does the case of direct transition).

After RESET input or after stop mode has been cancelled, the division ratio of the system clock can be selected as 1/4 or 1/32 by setting the SEL pin level.

- 1/4 division ratio: Connect SEL to V_{CC}.
- 1/32 division ratio: Connect SEL to GND.

The division ratio of the subsystem clock can be selected as 1/4 or 1/8 by setting bit 2 (SSR12) of system clock select register 1 (SSR1: \$029).

SSR12 is valid directly after being set, but in order to change the value of SSR12, the MCU must be in active mode. If SSR12 is changed in subactive mode, the MCU will malfunction.






Figure 26 System Clock Select Register 2 (SSR2)

HD404639R Series


Table 20 Oscillator Circuit Examples

Circuit Configuration	Circuit Constants
External clock operation	
Ceramic oscillator (OSC ₁ , OSC ₂)	
	Ceramic oscillator: CSB400P22 (Murata), CSB400P (Murata) $R_f = 1\text{ M}\Omega \pm 20\%$ $C_1 = C_2 = 220\text{ pF} \pm 5\%$
	Ceramic oscillator: CSB800J122 (Murata), CSB800J (Murata) $R_f = 1\text{ M}\Omega \pm 20\%$ $C_1 = C_2 = 220\text{ pF} \pm 5\%$
	Ceramic oscillator: CSA2.00MG (Murata) $R_f = 1\text{ M}\Omega \pm 20\%$ $C_1 = C_2 = 30\text{ pF} \pm 20\%$
	Ceramic oscillator: CSA4.00MG (Murata) $R_f = 1\text{ M}\Omega \pm 20\%$ $C_1 = C_2 = 30\text{ pF} \pm 20\%$
	Ceramic oscillator: CSA3.58MG (Murata) $R_f = 1\text{ M}\Omega \pm 20\%$ $C_1 = C_2 = 30\text{ pF} \pm 20\%$
	Ceramic oscillator: CSA8.00MT (Murata) $R_f = 1\text{ M}\Omega \pm 20\%$ $C_1 = C_2 = 30\text{ pF} \pm 20\%$

Circuit Configuration


Circuit Constants

Crystal oscillator
(OSC₁, OSC₂)



$R_f = 1\text{ M}\Omega \pm 20\%$
 $C_1 = C_2 = 10\text{--}22\text{ pF} \pm 20\%$
 Crystal: Equivalent to circuit shown below
 $C_0 = 7\text{ pF max}$
 $R_s = 100\ \Omega\text{ max}$
 $f = 400\text{ kHz, } 800\text{ kHz, } 2\text{ MHz, } 3.58\text{ MHz, } 4\text{ MHz, } 7.16\text{ MHz, } 8\text{ MHz}$

Crystal oscillator
(X1, X2)



Crystal: 32.768 kHz: MX38T (Nippon Denpa)
 $C_1 = C_2 = 20\text{ pF} \pm 20\%$
 $R_s: 14\text{ k}\Omega$
 $C_0: 1.5\text{ pF}$

- Notes:
1. Since the circuit constants change depending on the crystal or ceramic oscillator and stray capacitance of the board, the user should consult with the crystal or ceramic oscillator manufacturer to determine the circuit parameters.
 2. Wiring among OSC₁, OSC₂, X1, X2, and elements should be as short as possible, and must not cross other wiring (see figure 25).
 3. If the 32.768-kHz crystal oscillator is not used, the X1 pin must be fixed to V_{CC} and X2 must be open.

HD404639R Series

Input/Output

The MCU has 61 input/output pins (D_0 – D_{11} , $R0_0$ – RC_0) and 7 input pins (D_{12} , D_{13} , RD_0 – RD_3 , RE_0). The features are described below.

- A maximum current of 15 mA is allowed for each of the pins D_4 to D_{11} with a total maximum current of less than 105 mA. In addition, D_0 – D_3 can each act as a 10-mA maximum current source.
- Some input/output pins are multiplexed with peripheral function pins such as those for the timers or serial interface. For these pins, the peripheral function setting is done prior to the D or R port setting. Therefore, when a peripheral function is selected for a pin, the pin function and input/output selection are automatically switched according to the setting.
- Input or output selection for input/output pins and port or peripheral function selection for multiplexed pins are set by software.
- Peripheral function output pins are CMOS output pins. Only the $R4_3/SO_1$ and $R5_3/SO_2$ pins can be set to NMOS open-drain output by software.
- In stop mode, the MCU is reset, and therefore peripheral function selection is cancelled. Input/output pins are in high-impedance state.
- Pins D_0 – D_3 have built-in pull-down MOS, and other input/output pins have built-in pull-up MOS, which can be individually turned on or off by software.

I/O buffer configuration is shown in figure 27, programmable I/O circuits are listed in table 21, and I/O pin circuit types are shown in table 22.

Table 21-1 Programmable I/O Circuits (with Pull-Up MOS)

MIS3 (Bit 3 of MIS)		0				1			
DCD, DCR		0		1		0		1	
PDR		0	1	0	1	0	1	0	1
CMOS buffer	PMOS	—	—	—	On	—	—	—	On
	NMOS	—	—	On	—	—	—	On	—
Pull-up MOS		—	—	—	—	—	On	—	On

Note: — indicates off status.




Figure 27-1 I/O Buffer Configuration (with Pull-Up MOS)

Table 21-2 Programmable I/O Circuits (with Pull-Down MOS)

MIS3 (Bit 3 of MIS)	0		1		0		1	
DCD, DCR	0	1	0	1	0	1	0	1
PDR	0	1	0	1	0	1	0	1
CMOS buffer	PMOS	—	—	On	—	—	—	On
	NMOS	—	—	On	—	—	—	On
Pull-down MOS	—	—	—	—	On	—	On	—

Note: — indicates off status.




Figure 27-2 I/O Buffer Configuration (with Pull-Down MOS)

Table 22 Circuit Configurations of I/O Pins

I/O Pin Type	Circuit	Pins
Input/output pins		<p>D₄-D₁₁, R₀-R₃ R₁₀-R₁₃, R₂₀-R₂₃ R₃₀-R₃₃, R₄₀-R₄₂ R₅₀-R₅₂, R₆₀-R₆₃ R₇₀-R₇₃, R₈₀-R₈₃ R₉₀-R₉₃, R_{A0}-R_{A3} R_{B0}-R_{B3}, R_{C0}</p>
		D ₀ -D ₃
		R ₄ , R ₅
Input pins		<p>D₁₂, D₁₃ R_{D0}-R_{D3}, R_{E0}</p>

HD404639R Series

I/O Pin Type	Circuit	Pins
Peripheral function pins Input/output pins		SCK ₁ , SCK ₂
Peripheral function pins Output pins		SO ₁ , SO ₂
		TOB, TOC, TOD
Input pins		SI ₁ , SI ₂ , INT ₁ , INT ₂ , INT ₃ , INT ₄ , EVNB, EVND
		INT ₀ , STOPC

- Notes: 1. The MCU is reset in stop mode, and peripheral function selection is cancelled. The HLT signal becomes low, and input/output pins enter high-impedance state.
2. The HLT signal is 1 in watch and subactive modes.

D Port (D₀–D₁₃): Consist of 12 input/output pins and 2 input pins addressed by one bit. D₀–D₃ are high-current sources, D₄–D₁₁ are high-current sinks, and D₁₂ and D₁₃ are input-only pins.

Pins D₀–D₁₁ are set by the SED and SEDD instructions, and reset by the RED and REDD instructions. Output data is stored in the port data register (PDR) for each pin. All pins D₀–D₁₃ are tested by the TD and TDD instructions.

The on/off statuses of the output buffers are controlled by D-port data control registers (DCD0–DCD2: \$02C–\$02E) that are mapped to memory addresses (figure 28).

Pins D_{12} and D_{13} are multiplexed with peripheral function pins \overline{STOPC} and $\overline{INT_0}$, respectively. The peripheral function modes of these pins are selected by bits 2 and 3 (PMRC2, PMRC3) of port mode register C (PMRC: \$025) (figure 29).

R Ports ($R0_0$ – RC_0 , RD_0 – RE_0): 49 input/output pins and 5 input pins addressed in 4-bit units. Data is input to these ports by the LAR and LBR instructions, and output from them by the LRA and LRB instructions. Output data is stored in the port data register (PDR) for each pin. The on/off statuses of the output buffers of the R ports are controlled by R-port data control registers (DCR0–DCRC: \$030–\$03C) that are mapped to memory addresses (figure 28).

Pins $R0_0$ – $R0_3$ are multiplexed with peripheral pins $\overline{INT_1}$ – INT_4 , respectively. The peripheral function modes of these pins are selected by bits 0–3 (PMRB0–PMRB3) of port mode register B (PMRB: \$024) (figure 30).

Pins $R3_0$ – $R3_2$ are multiplexed with peripheral pins TOB, TOC, and TOD, respectively. The peripheral function modes of these pins are selected by bits 0 and 1 (TMB20, TMB21) of timer mode register B2 (TMB2: \$013), bits 0–2 (TMC20–TMC22) of timer mode register C2 (TMC2: \$014), and bits 0–3 (TMD20–TMD23) of timer mode register D2 (TMD2: \$015) (figures 31, 32, and 33).

Pins $R3_3$ and $R4_0$ are multiplexed with peripheral pins \overline{EVNB} and EVND, respectively. The peripheral function modes of these pins are selected by bits 0 and 1 (PMRC0, PMRC1) of port mode register C (PMRC: \$025) (figure 29).

Pins $R4_1$ – $R4_3$ are multiplexed with peripheral pins $\overline{SCK_1}$, SI_1 , and SO_1 , respectively. The peripheral function modes of these pins are selected by bit 3 (SM1A3) of serial mode register 1A (SM1A: \$005), and bits 0 and 1 (PMRA0, PMRA1) of port mode register A (PMRA: \$004), as shown in figures 34 and 36.

Ports $R5_1$ – $R5_3$ are multiplexed with peripheral function pins $\overline{SCK_2}$, SI_2 , SO_2 , respectively. The function modes of these pins can be selected by individual pins, by setting bit 3 (SM2A3) of serial mode register 2A (SM2A: \$01B), and bits 2 and 3 (PMRA2, PMRA3) of port mode register A (PMRA: \$004) (figures 35 and 36).

Ports RD_0 – RD_3 are multiplexed with peripheral function pins $COMP_0$ – $COMP_3$, respectively. The function modes of these pins are selected by bit 3 (CER3) of the compare enable register (CER: \$018).

Port RE_0 is multiplexed with peripheral function pin VC_{ref} . While functioning as VC_{ref} , do not use this pin as an R port at the same time, otherwise, the MCU may malfunction.

Pull-Up or Pull-Down MOS Transistor Control: A program-controlled pull-up or pull-down MOS transistor is provided for each input/output pin other than input-only pins D_{12} and D_{13} . The on/off status of all these transistors is controlled by bit 3 (MIS3) of the miscellaneous register (MIS: \$00C), and the on/off status of an individual transistor can also be controlled by the port data register (PDR) of the corresponding pin—enabling on/off control of that pin alone (table 21 and figure 38).

The on/off status of each transistor and the peripheral function mode of each pin can be set independently.

How to Deal with Unused I/O Pins: I/O pins that are not needed by the user system (floating) must be connected to V_{CC} to prevent LSI malfunctions due to noise. These pins must either be pulled up to V_{CC} by their pull-up MOS transistors or by resistors of about 100 k Ω or pulled down to GND by their pull-down MOS transistors.

HD404639R Series

Data control register (DCD0 to 2: \$02C to \$02E) (DCR0 to C: \$030 to \$03C)

DCD0 to DCD2

Bit	3	2	1	0
Initial value	0	0	0	0
Read/Write	W	W	W	W
Bit name	DCD03– DCD23	DCD02– DCD22	DCD01– DCD21	DCD00– DCD20

DCR0 to DCRB

Bit	3	2	1	0
Initial value	0	0	0	0
Read/Write	W	W	W	W
Bit name	DCR03– DCRB3	DCR02– DCRB2	DCR01– DCRB1	DCR00– DCRB0

DCRC

Bit	3	2	1	0
Initial value	—	—	—	0
Read/Write	—	—	—	W
Bit name	Not used	Not used	Not used	DCRC0

All Bits CMOS Buffer On/Off Selection

0	Off (high-impedance)
1	On

Correspondence between ports and DCD/DCR bits

Register Name	Bit 3	Bit 2	Bit 1	Bit 0
DCD0	D ₃	D ₂	D ₁	D ₀
DCD1	D ₇	D ₆	D ₅	D ₄
DCD2	D ₁₁	D ₁₀	D ₉	D ₈
DCR0	R ₀₃	R ₀₂	R ₀₁	R ₀₀
DCR1	R ₁₃	R ₁₂	R ₁₁	R ₁₀
DCR2	R ₂₃	R ₂₂	R ₂₁	R ₂₀
DCR3	R ₃₃	R ₃₂	R ₃₁	R ₃₀
DCR4	R ₄₃	R ₄₂	R ₄₁	R ₄₀
DCR5	R ₅₃	R ₅₂	R ₅₁	R ₅₀
DCR6	R ₆₃	R ₆₂	R ₆₁	R ₆₀
DCR7	R ₇₃	R ₇₂	R ₇₁	R ₇₀
DCR8	R ₈₃	R ₈₂	R ₈₁	R ₈₀
DCR9	R ₉₃	R ₉₂	R ₉₁	R ₉₀
DCRA	RA ₃	RA ₂	RA ₁	RA ₀
DCRB	RB ₃	RB ₂	RB ₁	RB ₀
DCRC	—	—	—	RC ₀

Figure 28 Data Control Registers (DCD, DCR)

HITACHI




Figure 29 Port Mode Register C (PMRC)

HD404639R Series




Figure 30 Port Mode Register B (PMRB)




Figure 31 Timer Mode Register B2 (TMB2)

HITACHI




Figure 32 Timer Mode Register C2 (TMC2)




Figure 33 Timer Mode Register D2 (TMD2)




Figure 34 Serial Mode Register 1A (SM1A)

HD404639R Series

Serial mode register 2A (SM2A: \$01B)

Bit	3	2	1	0
Initial value	0	0	0	0
Read/Write	W	W	W	W
Bit name	SM2A3	SM2A2	SM2A1	SM2A0

SM2A3	R5 ₁ / $\overline{\text{SCK}}_2$ mode selection	SM2A2	SM2A1	SM2A0	$\overline{\text{SCK}}_2$	Clock source	Prescaler division ratio
0	R5 ₁	0	0	0	Output	Prescaler	$\div 2048$
				1	Output	Prescaler	$\div 512$
1	0		0	Output	Prescaler	$\div 128$	
			1	Output	Prescaler	$\div 32$	
1	$\overline{\text{SCK}}_2$	0	0	0	Output	Prescaler	$\div 8$
				1	Output	Prescaler	$\div 2$
		1	0	0	Output	System clock	—
				1	Input	External clock	—

Figure 35 Serial Mode Register 2A (SM2A)




Figure 36 Port Mode Register A (PMRA)

HD404639R Series




Figure 37 Compare Enable Register (CER)




Figure 38 Miscellaneous Register (MIS)

Prescalers

The MCU has the following two prescalers, S and W.

The prescalers operating conditions are listed in table 23, and the prescalers output supply is shown in figure 39. The timers A–D input clocks except external events and the serial transmit clock except the external clock are selected from the prescaler outputs, depending on corresponding mode registers.

Prescaler Operation

Prescaler S: 11-bit counter that inputs a system clock signal. After being reset to \$000 by MCU reset, prescaler S divides the system clock. Prescaler S keeps counting, except in watch and stop modes and at MCU reset.

Prescaler W: Five-bit counter that inputs the X1 input clock signal (32-kHz crystal oscillation) divided by eight. After being reset to \$00 by MCU reset, prescaler W divides the input clock. Prescaler W can be reset by software.

Table 23 Prescaler Operating Conditions

Prescaler	Input Clock	Reset Conditions	Stop Conditions
Prescaler S	System clock (in active and standby mode), Subsystem clock (in subactive mode)	MCU reset	MCU reset, stop mode, watch mode
Prescaler W	32-kHz crystal oscillation	MCU reset, software	MCU reset, stop mode




Figure 39 Prescaler Output Supply

HD404639R Series

Timers

The MCU has four timer/counters (A to D).

- Timer A: Free-running timer
- Timer B: Multifunction timer
- Timer C: Multifunction timer
- Timer D: Multifunction timer

Timer A is an 8-bit free-running timer. Timers B–D are 8-bit multifunction timers, whose functions are listed in table 24. The operating modes are selected by software.

Table 24 Timer Functions

Functions		Timer A	Timer B	Timer C	Timer D
Clock source	Prescaler S	Available	Available	Available	Available
	Prescaler W	Available	—	—	—
	External event	—	Available	—	Available
Timer functions	Free-running	Available	Available	Available	Available
	Time-base	Available	—	—	—
	Event counter	—	Available	—	Available
	Reload	—	Available	Available	Available
	Watchdog	—	—	Available	—
	Input capture	—	—	—	Available
Timer outputs	Toggle	—	Available	Available	Available
	0 output	—	Available	Available	Available
	1 output	—	Available	Available	Available
	PWM	—	—	Available	Available

Note: — means not available.

Timer A

Timer A Functions: Timer A has the following functions.

- Free-running timer
- Clock time-base

The block diagram of timer A is shown in figure 40.




Figure 40 Block Diagram of Timer A

Timer A Operations:

- Free-running timer operation: The input clock for timer A is selected by timer mode register A (TMA: \$008).
Timer A is reset to \$00 by MCU reset and incremented at each input clock. If an input clock is applied to timer A after it has reached \$FF, an overflow is generated, and timer A is reset to \$00. The overflow sets the timer A interrupt request flag (IFTA: \$001, bit 2). Timer A continues to be incremented after reset to \$00, and therefore it generates regular interrupts every 256 clocks.
- Clock time-base operation: Timer A is used as a clock time-base by setting bit 3 (TMA3) of timer mode register A (TMA: \$008) to 1. The prescaler W output is applied to timer A, and timer A generates interrupts at the correct timing based on the 32.768-kHz crystal oscillation. In this case, prescaler W and timer A can be reset to \$00 by software.

Registers for Timer A Operation: Timer A operating modes are set by the following registers.

- Timer mode register A (TMA: \$008): Four-bit write-only register that selects timer A’s operating mode and input clock source as shown in figure 41.

HD404639R Series

Timer mode register A (TMA: \$008)

Bit	3	2	1	0
Initial value	0	0	0	0
Read/Write	W	W	W	W
Bit name	TMA3	TMA2	TMA1	TMA0

TMA3	TMA2	TMA1	TMA0	Source prescaler	Input clock frequency	Operating mode
0	0	0	0	PSS	$2048t_{cyc}$	Timer A mode
			1	PSS	$1024t_{cyc}$	
		1	0	PSS	$512t_{cyc}$	
			1	PSS	$128t_{cyc}$	
	1	0	0	PSS	$32t_{cyc}$	
			1	PSS	$8t_{cyc}$	
		1	0	PSS	$4t_{cyc}$	
			1	PSS	$2t_{cyc}$	
1	0	0	0	PSW	$32t_{Wcyc}$	Time-base mode
			1	PSW	$16t_{Wcyc}$	
		1	0	PSW	$8t_{Wcyc}$	
			1	PSW	$2t_{Wcyc}$	
	1	0	0	PSW	$1/2t_{Wcyc}$	
			1	Inhibited		
		1	Don't care	PSW and TCA reset		

- Notes:
- $t_{Wcyc} = 244.14 \mu\text{s}$ (when a 32.768-kHz crystal oscillator is used)
 - Timer counter overflow output period (seconds) = input clock period (seconds) \times 256.
 - The division ratio must not be modified during time-base mode operation, otherwise an overflow cycle error will occur.

Figure 41 Timer Mode Register A (TMA)

Timer B

Timer B Functions: Timer B has the following functions.

- Free-running/reload timer
- External event counter
- Timer output operation (toggle, 0, and 1 outputs)

The block diagram of timer B is shown in figure 42.




Figure 42 Block Diagram of Timer B

HD404639R Series

Timer B Operations:

- Free-running/reload timer operation: The free-running/reload operation, input clock source, and prescaler division ratio are selected by timer mode register B1 (TMB1: \$009).

Timer B is initialized to the value set in timer write register B (TWBL: \$00A, TWBU: \$00B) by software and incremented by one at each clock input. If an input clock is applied to timer B after it has reached \$FF, an overflow is generated. In this case, if the reload timer function is enabled, timer B is initialized to its initial value set in timer write register B; if the free-running timer function is enabled, the timer is initialized to \$00 and then incremented again.

The overflow sets the timer B interrupt request flag (IFTB: \$002, bit 0). IFTB is reset by software or MCU reset. Refer to figure 3 and table 1 for details.

- External event counter operation: Timer B is used as an external event counter by selecting external event input as the input clock source. In this case, pin R3₃/EVNB must be set to EVNB by port mode register C (PMRC: \$025).

Timer B is incremented by one at each falling edge of signals input to pin EVNB. The other operations are basically the same as the free-running/reload timer operation.

- Timer output operation: The following three output modes can be selected for timer B by setting timer mode register B2 (TMB2: \$013).

Toggle

0 output

1 output

By selecting the timer output mode, pin R3₀/TOB is set to TOB. The output from TOB is reset low by MCU reset.

- Toggle output: When toggle output mode is selected, the output level is inverted if a clock is input after timer B has reached \$FF. By using this function and reload timer function, clock signals can be output at a required frequency for the buzzer. The output waveform is shown in figure 43.
- 0 output: When 0 output mode is selected, the output level is pulled low if a clock is input after timer B has reached \$FF. Note that this function must be used only when the output level is high.
- 1 output: When 1 output mode is selected, the output level is set high if a clock is input after timer B has reached \$FF. Note that this function must be used only when the output level is low.




Figure 43 Timer Output Waveform

Registers for Timer B Operation: By using the following registers, timer B operation modes are selected and the timer B count is read and written.

- Timer mode register B1 (TMB1: \$009)
- Timer mode register B2 (TMB2: \$013)
- Timer write register B (TWBL: \$00A, TWBU: \$00B)
- Timer read register B (TRBL: \$00A, TRBU: \$00B)
- Port mode register C (PMRC: \$025)

- Timer mode register B1 (TMB1: \$009): Four-bit write-only register that selects the free-running/reload timer function, input clock source, and the prescaler division ratio as shown in figure 44. It is reset to \$0 by MCU reset.

HD404639R Series

Writing to this register is valid from the second instruction execution cycle after the execution of the previous timer mode register B1 write instruction. Setting timer B's initialization by writing to timer write register B (TWBL: \$00A, TWBU: \$00B) must be done after a mode change becomes valid.




Figure 44 Timer Mode Register B1 (TMB1)

- Timer mode register B2 (TMB2: \$013): Two-bit read/write register that selects the timer B output mode as shown in figure 45. It is reset to \$0 by MCU reset.




Figure 45 Timer Mode Register B2 (TMB2)

HITACHI

- Timer write register B (TWBL: \$00A, TWBU: \$00B): Write-only register consisting of the lower digit (TWBL) and the upper digit (TWBU) as shown in figures 46 and 47. The lower digit is reset to \$0 by MCU reset, but the upper digit value is invalid.

Timer B is initialized by writing to timer write register B. In this case, the lower digit (TWBL) must be written to first, but writing only to the lower digit does not change the timer B value. Timer B is initialized to the value in timer write register B at the same time the upper digit (TWBU) is written to. When timer write register B is written to again and if the lower digit value needs no change, writing only to the upper digit initializes timer B.

Timer write register B (lower digit) (TWBL: \$00A)				
Bit	3	2	1	0
Initial value	0	0	0	0
Read/Write	W	W	W	W
Bit name	TWBL3	TWBL2	TWBL1	TWBL0

Figure 46 Timer Write Register B Lower Digit (TWBL)

Timer write register B (upper digit) (TWBU: \$00B)				
Bit	3	2	1	0
Initial value	Undefined	Undefined	Undefined	Undefined
Read/Write	W	W	W	W
Bit name	TWBU3	TWBU2	TWBU1	TWBU0

Figure 47 Timer Write Register B Upper Digit (TWBU)

- Timer read register B (TRBL: \$00A, TRBU: \$00B): Read-only register consisting of the lower digit (TRBL) and the upper digit (TRBU) that holds the count of the timer B upper digit (figures 48 and 49). The upper digit (TRBU) must be read first. At this time, the count of the timer B upper digit is obtained, and the count of the timer B lower digit is latched to the lower digit (TRBL). After this, by reading TRBL, the count of timer B when TRBU is read can be obtained.

Timer read register B (lower digit) (TRBL: \$00A)				
Bit	3	2	1	0
Initial value	Undefined	Undefined	Undefined	Undefined
Read/Write	R	R	R	R
Bit name	TRBL3	TRBL2	TRBL1	TRBL0

Figure 48 Timer Read Register B Lower Digit (TRBL)

HD404639R Series

Timer read register B (upper digit) (TRBU: \$00B)				
Bit	3	2	1	0
Initial value	Undefined	Undefined	Undefined	Undefined
Read/Write	R	R	R	R
Bit name	TRBU3	TRBU2	TRBU1	TRBU0

Figure 49 Timer Read Register B Upper Digit (TRBU)

- Port mode register C (PMRC: \$025): Write-only register that selects R_{3_3}/\overline{EVNB} pin function as shown in figure 50. It is reset to \$0 by MCU reset.

Port mode register C (PMRC: \$025)				
Bit	3	2	1	0
Initial value	0	0	0	0
Read/Write	W	W	W	W
Bit name	PMRC3	PMRC2	PMRC1	PMRC0

PMRC0	R_{3_3}/\overline{EVNB} mode selection
0	R_{3_3}
1	\overline{EVNB}
PMRC1	R_{4_0}/\overline{EVND} mode selection
0	R_{4_0}
1	\overline{EVND}
PMRC2	D_{12}/\overline{STOPC} mode selection
0	D_{12}
1	\overline{STOPC}
PMRC3	$D_{13}/\overline{INT_0}$ mode selection
0	D_{13}
1	$\overline{INT_0}$

Figure 50 Port Mode Register C (PMRC)

Timer C

Timer C Functions: Timer C has the following functions.

- Free-running/reload timer
- Watchdog timer
- Timer output operation (toggle, 0, 1, and PWM outputs)

The block diagram of timer C is shown in figure 51.




Figure 51 Block Diagram of Timer C

HD404639R Series

Timer C Operations:

- Free-running/reload timer operation: The free-running/reload operation, input clock source, and prescaler division ratio are selected by timer mode register C1 (TMC1: \$00D).
Timer C is initialized to the value set in timer write register C (TWCL: \$00E, TWCU: \$00F) by software and incremented by one at each clock input. If an input clock is applied to timer C after it has reached \$FF, an overflow is generated. In this case, if the reload timer function is enabled, timer C is initialized to its initial value set in timer write register C; if the free-running timer function is enabled, the timer is initialized to \$00 and then incremented again.
The overflow sets the timer C interrupt request flag (IFTC: \$002, bit 2). IFTC is reset by software or MCU reset. Refer to figure 3 and table 1 for details.
- Watchdog timer operation: Timer C is used as a watchdog timer for detecting out-of-control program routines by setting the watchdog on flag (WDON: \$020, bit 1) to 1. If a program routine runs out of control and an overflow is generated, the MCU is reset. Program run can be controlled by initializing timer C by software before it reaches \$FF.
- Timer output operation: The following four output modes can be selected for timer C by setting timer mode register C2 (TMC2: \$014).

Toggle

0 output

1 output

PWM output

By selecting the timer output mode, pin R3₁/TOC is set to TOC. The output from TOC is reset low by MCU reset.

- Toggle output: The operation is basically the same as that of timer-B's toggle output.
- 0 output: The operation is basically the same as that of timer-B's 0 output.
- 1 output: The operation is basically the same as that of timer-B's 1 output.
- PWM output: When PWM output mode is selected, timer C provides the variable-duty pulse output function. The output waveform differs depending on the contents of timer mode register C1 (TMC1: \$00D) and timer write register C (TWCL: \$00E, TWCU: \$00F). The output waveform is shown in figure 43.

Registers for Timer C Operation: By using the following registers, timer C operation modes are selected and the timer C count is read and written.

Timer mode register C1 (TMC1: \$00D)

Timer mode register C2 (TMC2: \$014)

Timer write register C (TWCL: \$00E, TWCU: \$00F)

Timer read register C (TRCL: \$00E, TRCU: \$00F)

- Timer mode register C1 (TMC1: \$00D): Four-bit write-only register that selects the free-running/reload timer function, input clock source, and the prescaler division ratio as shown in figure 52. It is reset to \$0 by MCU reset.

Writing to this register is valid from the second instruction execution cycle after the execution of the previous timer mode register C1 write instruction. Setting timer C's initialization by writing to timer write register C (TWCL: \$00E, TWCU: \$00F) must be done after a mode change becomes valid.




Figure 52 Timer Mode Register C1 (TMC1)

- Timer mode register C2 (TMC2: \$014): Three-bit read/write register that selects the timer C output mode as shown in figure 53. It is reset to \$0 by MCU reset.

HD404639R Series

Timer mode register C2 (TMC2: \$014)				
Bit	3	2	1	0
Initial value	—	0	0	0
Read/Write	—	R/W	R/W	R/W
Bit name	Not used	TMC22	TMC21	TMC20

TMC22	TMC21	TMC20	R3 ₁ /TOC mode selection	
0	0	0	R3 ₁	R3 ₁ port
		1	TOC	Toggle output
	1	0	TOC	0 output
		1	TOC	1 output
1	0	0	TOC	Inhibited
		1	TOC	
	1	0	TOC	PWM output
		1	TOC	

Figure 53 Timer Mode Register C2 (TMC2)

- Timer write register C (TWCL: \$00E, TWCU: \$00F): Write-only register consisting of a lower digit (TWCL) and an upper digit (TWCU) as shown in figures 54 and 55. The operation of timer write register C is basically the same as that of timer write register B (TWBL: \$00A, TWBU: \$00B).

Timer write register C (lower digit) (TWCL: \$00E)				
Bit	3	2	1	0
Initial value	0	0	0	0
Read/Write	W	W	W	W
Bit name	TWCL3	TWCL2	TWCL1	TWCL0

Figure 54 Timer Write Register C Lower Digit (TWCL)

Timer write register C (upper digit) (TWCU: \$00F)				
Bit	3	2	1	0
Initial value	Undefined	Undefined	Undefined	Undefined
Read/Write	W	W	W	W
Bit name	TWCU3	TWCU2	TWCU1	TWCU0

Figure 55 Timer Write Register C Upper Digit (TWCU)

- Timer read register C (TRCL: \$00E, TRCU: \$00F): Read-only register consisting of a lower digit (TRCL) and an upper digit (TRCU) that holds the count of the timer C upper digit as shown in figures 56 and 57. The operation of timer read register C is basically the same as that of timer read register B (TRBL: \$00A, TRBU: \$00B).

Timer read register C (lower digit) (TRCL: \$00E)				
Bit	3	2	1	0
Initial value	Undefined	Undefined	Undefined	Undefined
Read/Write	R	R	R	R
Bit name	TRCL3	TRCL2	TRCL1	TRCL0

Figure 56 Timer Read Register C Lower Digit (TRCL)

Timer read register C (upper digit) (TRCU: \$00F)				
Bit	3	2	1	0
Initial value	Undefined	Undefined	Undefined	Undefined
Read/Write	R	R	R	R
Bit name	TRCU3	TRCU2	TRCU1	TRCU0

Figure 57 Timer Read Register C Upper Digit (TRCU)

Timer D

Timer D Functions: Timer D has the following functions.

- Free-running/reload timer
- External event counter
- Timer output operation (toggle, 0, 1, and PWM outputs)
- Input capture timer

The block diagram for each operation mode of timer D is shown in figures 58 (A) and (B).




Figure 58 (A) Block Diagram of Timer D (Free-Running/Reload Timer)




Figure 58 (B) Block Diagram of Timer D (Input Capture Timer)

Timer D Operations:

- Free-running/reload timer operation: The free-running/reload operation, input clock source, and prescaler division ratio are selected by timer mode register D1 (TMD1: \$010).

HD404639R Series

Timer D is initialized to the value set in timer write register D (TWDL: \$011, TWDU: \$012) by software and incremented by one at each clock input. If an input clock is applied to timer D after it has reached \$FF, an overflow is generated. In this case, if the reload timer function is enabled, timer D is initialized to its initial value set in timer write register D; if the free-running timer function is enabled, the timer is initialized to \$00 and then incremented again.

The overflow sets the timer D interrupt request flag (IFTD: \$003, bit 0). IFTD is reset by software or MCU reset. Refer to figure 3 and table 1 for details.

- External event counter operation: Timer D is used as an external event counter by selecting the external event input as an input clock source. In this case, pin R4₀/EVND must be set to EVND by port mode register C (PMRC: \$025).

Either falling or rising edge, or both falling and rising edges of input signals can be selected as the external event detection edge by detection edge select register 2 (ESR2: \$027). When both rising and falling edges detection is selected, the time between the falling edge and rising edge of input signals must be $2t_{cyc}$ or longer.

Timer D is incremented by one at each detection edge selected by detection edge select register 2 (ESR2: \$027). The other operations are basically the same as the free-running/reload timer operation.

- Timer output operation: The following four output modes can be selected for timer D by setting timer mode register D2 (TMD2: \$015).

Toggle

0 output

1 output

PWM output

By selecting the timer output mode, pin R3₂/TOD is set to TOD. The output from TOD is reset low by MCU reset.

- Toggle output: The operation is basically the same as that of timer-B's toggle output.
- 0 output: The operation is basically the same as that of timer-B's 0 output.
- 1 output: The operation is basically the same as that of timer-B's 1 output.
- PWM output: The operation is basically the same as that of timer-C's PWM output.

- Input capture timer operation: The input capture timer counts the clock cycles between trigger edges input to pin EVND.

Either falling or rising edge, or both falling and rising edges of input signals can be selected as the trigger input edge by detection edge select register 2 (ESR2: \$027).

When a trigger edge is input to EVND, the count of timer D is written to timer read register D (TRDL: \$011, TRDU: \$012), and the timer D interrupt request flag (IFTD: \$003, bit 0) and the input capture status flag (ICSF: \$021, bit 0) are set. Timer D is reset to \$00, and then incremented again. While ICSF is set, if a trigger input edge is applied to timer D, or if timer D generates an overflow, the input capture error flag (ICEF: \$021, bit 1) is set. ICSF and ICEF are reset to 0 by MCU reset or by writing 0.

By selecting the input capture operation, pin R3₂/TOD is set to R3₂ and timer D is reset to \$00.

HITACHI

Registers for Timer D Operation: By using the following registers, timer D operation modes are selected and the timer D count is read and written.

Timer mode register D1 (TMD1: \$010)

Timer mode register D2 (TMD2: \$015)

Timer write register D (TWDL: \$011, TWDU: \$012)

Timer read register D (TRDL: \$011, TRDU: \$012)

Port mode register C (PMRC: \$025)

Detection edge select register 2 (ESR2: \$027)

- **Timer mode register D1 (TMD1: \$010):** Four-bit write-only register that selects the free-running/reload timer function, input clock source, and the prescaler division ratio as shown in figure 59. It is reset to \$0 by MCU reset.

Writing to this register is valid from the second instruction execution cycle after the execution of the previous timer mode register D1 (TMD1: \$010) write instruction. Setting timer D's initialization by writing to timer write register D (TWDL: \$011, TWDU: \$012) must be done after a mode change becomes valid.

When selecting the input capture timer operation, select the internal clock as the input clock source.




Figure 59 Timer Mode Register D1 (TMD1)

HD404639R Series

- Timer mode register D2 (TMD2: \$015): Four-bit read/write register that selects the timer D output mode and input capture operation as shown in figure 60. It is reset to \$0 by MCU reset.




Figure 60 Timer Mode Register D2 (TMD2)

- Timer write register D (TWDL: \$011, TWDU: \$012): Write-only register consisting of a lower digit (TWDL) and an upper digit (TWDU) as shown in figures 61 and 62. The operation of timer write register D is basically the same as that of timer write register B (TWBL: \$00A, TWBU: \$00B).




Figure 61 Timer Write Register D Lower Digit (TWDL)

Timer write register D (upper digit) (TWDU: \$012)				
Bit	3	2	1	0
Initial value	Undefined	Undefined	Undefined	Undefined
Read/Write	W	W	W	W
Bit name	TWDU3	TWDU2	TWDU1	TWDU0

Figure 62 Timer Write Register D Upper Digit (TWDU)

- Timer read register D (TRDL: \$011, TRDU: \$012): Read-only register consisting of a lower digit (TRDL) and an upper digit (TRDU) as shown in figures 63 and 64. The operation of timer read register D is basically the same as that of timer read register B (TRBL: \$00A, TRBU: \$00B).
When the input capture timer operation is selected and if the count of timer D is read after a trigger is input, either the lower or upper digit can be read first.

Timer read register D (lower digit) (TRDL: \$011)				
Bit	3	2	1	0
Initial value	Undefined	Undefined	Undefined	Undefined
Read/Write	R	R	R	R
Bit name	TRDL3	TRDL2	TRDL1	TRDL0

Figure 63 Timer Read Register D Lower Digit (TRDL)

Timer read register D (upper digit) (TRDU: \$012)				
Bit	3	2	1	0
Initial value	Undefined	Undefined	Undefined	Undefined
Read/Write	R	R	R	R
Bit name	TRDU3	TRDU2	TRDU1	TRDU0

Figure 64 Timer Read Register D Upper Digit (TRDU)

- Port mode register C (PMRC: \$025): Write-only register that selects R4₀/EVND pin function as shown in figure 50. It is reset to \$0 by MCU reset.
- Detection edge select register 2 (ESR2: \$027): Write-only register that selects the detection edge of signals input to pin EVND as shown in figure 65. It is reset to \$0 by MCU reset.

HD404639R Series





Figure 65 Detection Edge Select Register 2 (ESR2)

Notes on Use

When using the timer output as PWM output, note the following point. From the update of the timer write register until the occurrence of the overflow interrupt, the PWM output differs from the period and duty settings, as shown in table 25. The PWM output should therefore not be used until after the overflow interrupt following the update of the timer write register. After the overflow, the PWM output will have the set period and duty cycle.

Table 25 PWM Output Following Update of Timer Write Register



Serial Communications Interface

The MCU has two channels of serial interface. The transfer and receive start instructions differ according to the serial interface channel, but other functions are the same. The serial interface serially transfers or receives 8-bit data, and includes the following features.

- Multiple transmit clock sources
 - External clock
 - Internal prescaler output clock
 - System clock
- Output level control in idle states

Five registers, an octal counter, and a multiplexer are also configured for serial interfaces 1 and 2 as follows.

Serial interface 1

- Serial data register 1 (SR1L: \$006, SR1U: \$007)
- Serial mode register 1A (SM1A: \$005)
- Serial mode register 1B (SM1B: \$028)
- Port mode register A (PMRA: \$004)
- Miscellaneous register (MIS: \$00C)
- Octal counter (OC1)
- Selector

Serial interface 2

- Serial data register 2 (SR2L: \$01D, SR2U: \$01E)
- Serial mode register 2A (SM2A: \$01B)
- Serial mode register 2B (SM2B: \$01C)
- Port mode register A (PMRA: \$004)
- Octal counter (OC2)
- Selector

The block diagram of the serial interface is shown in figure 66.




Figure 66 Block Diagram of Serial Interface Serial Interface Operation

Serial Interface Operation

Selecting and Changing the Operating Mode: Tables 26 (A) and 26 (B) list the serial interfaces' operating modes. To select an operating mode, use one of these combinations of port mode register A (PMRA: \$004), serial mode register 1A (SM1A: \$005), and serial mode register 2A (SM2A: \$01B) settings; to change the operating mode of serial interface 1, always initialize the serial interface internally by writing data to serial mode register 1A; and to change the operating mode of serial interface 2, always initialize the serial interface internally by writing data to serial mode register 2A. Note that serial interface

HD404639R Series

1 is initialized by writing data to serial mode register 1A, and serial interface 2 is initialized by writing data to serial mode register 2A. Refer to the following section Registers for Serial Interface for details.

Pin Setting: The $R4_1/\overline{SCK}_1$ pin is controlled by writing data to serial mode register 1A (SM1A: \$005). The $R5_1/\overline{SCK}_2$ pin is controlled by writing data to serial mode register 2A (SM2A: \$01B). Pins $R4_2/SI_1$, $R4_3/SO_1$, $R5_2/SI_2$, and $R5_3/SO_2$ are controlled by writing data to port mode register A (PMRA: \$004). Refer to the following section Registers for Serial Interface for details.

Transmit Clock Source Setting: The transmit clock source of serial interface 1 is set by writing data to serial mode register 1A (SM1A: \$005) and serial mode register 1B (SM1B: \$028). The transmit clock source of serial interface 2 is set by writing data to serial mode register 2A (SM2A: \$01B) and serial mode register 2B (SM2B: \$01C). Refer to the following section Registers for Serial Interface for details.

Data Setting: Transmit data of serial interface 1 is set by writing data to serial data register 1 (SR1L: \$006, SR1U: \$007). Transmit data of serial interface 2 is set by writing data to serial data register 2 (SR2L: \$01D, SR2U: \$01E). Receive data of serial interface 1 is obtained by reading the contents of serial data register 1. Receive data of serial interface 2 is obtained by reading the contents of serial data register 2. The serial data is shifted by each serial interface transmit clock and is input from or output to an external system.

The output level of the SO_1 and SO_2 pins is invalid until the first data of each serial interface is output after MCU reset, or until the output level control in idle states is performed.

Transfer Control: Serial interface 1 is activated by the STS instruction. Serial interface 2 is activated by a dummy read of serial mode register 2A (SM2A: \$01B), which will be referred to as SM2A read. The octal counter is reset to 000 by the STS instruction (serial interface 2 is SM2A read), and it increments at the rising edge of the transmit clock for each serial interface. When the eighth transmit clock signal is input or when serial transmission/reception is discontinued, the octal counter is reset to 000, the serial interface 1 interrupt request flag (IFS1: \$003, bit 2) for serial interface 1 and serial interface 2 interrupt request flag (IFS2: \$023, bit 2) for serial interface 2 are set, and the transfer stops.

When the prescaler output is selected as the transmit clock of serial interface 1, the transmit clock frequency is selected as $4t_{cyc}$ to $8192t_{cyc}$ by setting bits 0 to 2 (SM1A0–SM1A2) of serial mode register 1A (SM1A: \$005) and bit 0 (SM1B0) of serial mode register 1B (SM1B: \$028) as listed in table 27. When the prescaler output is selected as the transmit clock of serial interface 2, the transmit clock frequency is selected as $4t_{cyc}$ to $8192t_{cyc}$ by setting bits 0 to 2 (SM2A0–SM2A2) of serial mode register 2A (SM2A: \$01B) and bit 0 (SM2B0) of serial mode register 2B (SM2B: \$01C).

Note: To start serial interface 2, simply read serial mode register 2A by using the instruction that compares serial mode register 2A with the accumulator.

Serial mode register 2A is a read-only register, so \$0 can be read.

Table 26 (A) Serial Interface 1 Operating Modes

SM1A		PMRA		Operating Mode
Bit 3	Bit 1	Bit 0		
1	0	0		Continuous clock output mode
		1		Transmit mode
	1	0		Receive mode
		1		Transmit/receive mode

Table 26 (B) Serial Interface 2 Operating Modes

SM2A		PMRA		Operating Mode
Bit 3	Bit 1	Bit 0		
1	0	0		Continuous clock output mode
		1		Transmit mode
	1	0		Receive mode
		1		Transmit/receive mode

Table 27 Transmit Clock (Prescaler Output)

SM1B/ SM2B		SM1A/ SM2A		Prescaler Division Ratio	Transmit Clock Frequency	
Bit 0	Bit 2	Bit 1	Bit 0			
0	0	0	0	$\div 2048$	$4096t_{cyc}$	
			1	$\div 512$	$1024t_{cyc}$	
		1	0	$\div 128$	$256t_{cyc}$	
			1	$\div 32$	$64t_{cyc}$	
	1	0	0	$\div 8$	$16t_{cyc}$	
			1	$\div 2$	$4t_{cyc}$	
		0	0	0	$\div 4096$	$8192t_{cyc}$
				1	$\div 1024$	$2048t_{cyc}$
1	0	1	0	$\div 256$	$512t_{cyc}$	
			1	$\div 64$	$128t_{cyc}$	
	1	0	0	$\div 16$	$32t_{cyc}$	
			1	$\div 4$	$8t_{cyc}$	

HD404639R Series

Operating States: Serial interface 1 has the following operating states; transitions between them are shown in figure 67.

- STS wait state (serial interface 2 is in SM2A read wait state)
- Transmit clock wait state
- Transfer state
- Continuous clock output state (only in internal clock mode)




Figure 67 Serial Interface State Transition Diagram

The operation state of serial interface 2 is the same as serial interface 1 except that the STS instruction of serial interface 1 changes to SM2A read. The following shows the operation state of serial interface 1.

- STS wait state: The serial interface enters STS wait state by MCU reset (00, 10 in figure 67). In STS wait state, serial interface 1 is initialized and the transmit clock is ignored. If the STS instruction is then executed (01, 11), serial interface 1 enters transmit clock wait state.

- **Transmit clock wait state:** Transmit clock wait state is the period between the STS execution and the falling edge of the first transmit clock. In transmit clock wait state, input of the transmit clock (O2, 12) increments the octal counter, shifts serial data register 1 (SR1L: \$006, SR1U: \$007), and puts the serial interface in transfer state. However, note that if continuous clock output mode is selected in internal clock mode, the serial interface does not enter transfer state but enters continuous clock output state (17).
The serial interface enters STS wait state by writing data to serial mode register 1A (SM1A: \$005) (04, 14) in transmit clock wait state.
- **Transfer state:** Transfer state is the period between the falling edge of the first clock and the rising edge of the eighth clock. In transfer state, the input of eight clocks or the execution of the STS instruction sets the octal counter to 000, and the serial interface enters another state. When the STS instruction is executed (05, 15), transmit clock wait state is entered. When eight clocks are input, transmit clock wait state is entered (03) in external clock mode, and STS wait state is entered (13) in internal clock mode. In internal clock mode, the transmit clock stops after outputting eight clocks.
In transfer state, writing data to serial mode register 1A (SM1A: \$005) (06, 16) initializes serial interface 1, and STS wait state is entered.
If the state changes from transfer to another state, the serial 1 interrupt request flag (IFS1: \$003, bit 2) is set by the octal counter that is reset to 000.
- **Continuous clock output state (only in internal clock mode):** Continuous clock output state is entered only in internal clock mode. In this state, the serial interface does not transmit/receive data but only outputs the transmit clock from the $\overline{\text{SCK}}_1$ pin.
When bits 0 and 1 (PMRA0, PMRA1) of port mode register A (PMRA: \$004) are 00 in transmit clock wait state and if the transmit clock is input (17), the serial interface enters continuous clock output state. If serial mode register 1A (SM1A: \$005) is written to in continuous clock output mode (18), STS wait state is entered.

Output Level Control in Idle States: When serial interface 1 is in STS instruction wait state and when serial interface 2 is in SM2A read wait state and transmit clock state, the output of each serial output pin, SO₁ and SO₂, can be controlled by setting bit 1 (SM1B1) of serial mode register 1B (SM1B: \$028) to 0 or 1, or bit 1 (SM2B1) of serial mode register 2B (SM2B: \$01C) to 0 or 1. The output level control example of serial interface 1 is shown in figure 68. Note that the output level cannot be controlled in transfer state.

HD404639R Series




Figure 68 Example of Serial Interface 1 Operation Sequence

Transmit Clock Error Detection (In External Clock Mode): Each serial interface will malfunction if a spurious pulse caused by external noise conflicts with a normal transmit clock during transfer. A transmit clock error of this type can be detected as shown in figure 69.

If more than eight transmit clocks are input in transfer state, at the eighth clock including a spurious pulse by noise, the octal counter reaches 000, the serial 1 interrupt request flag (IFS1: \$003, bit 2) is set, and transmit clock wait state is entered. At the falling edge of the next normal clock signal, the transfer state is entered. After the transfer is completed and IFS1 is reset, writing to serial mode register 1A (SM1A: \$005) changes the state from transfer to STS wait. At this time serial interface 1 is in the transfer state, and the serial 1 interrupt request flag is set again, and therefore the error can be detected. The same applies to serial interface 2.




Figure 69 Transmit Clock Error Detection

Notes on Use:

- Initialization after writing to registers: If port mode register A (PMRA: \$004) is written to in transmit clock wait state or in transfer state, the serial interface must be initialized by writing to serial mode register 1A (SM1A: \$005) and serial mode register 2A (SM2A: \$01B) again.
- Serial 1 interrupt request flag (IFS1: \$003, bit 2) and serial 2 interrupt request flag (IFS2: \$023, bit 2) set: For serial interface 1, if the state is changed from transfer state to another by writing to serial mode register 1A (SM1A: \$005) or executing the STS instruction during the first low pulse of the transmit clock, the serial 1 interrupt request flag (IFS1: \$003, bit 2) is not set. In the same way for serial interface 2, if the state is changed from transfer state to another by writing to serial mode register 2A (SM2A: \$01B) or by executing the STS instruction during the first low pulse of the transmit clock, the serial 2 interrupt request flag is not set. To set the serial 1 interrupt request flag, a serial mode register 1A write or STS instruction execution must be programmed to be executed after confirming that the $\overline{\text{SCK}}_1$ pin is at 1, that is, after executing the input instruction to port R4. To set the serial 2 interrupt request flag, a serial mode register 2A write or SM2A instruction execution must be programmed to be executed after confirming that the $\overline{\text{SCK}}_2$ pin is at 1, that is, after executing the input instruction to port R5.

Registers for Serial Interface

When serial interface operation is selected, serial data is read and written by the following registers.

For serial interface 1

- Serial mode register 1A (SM1A: \$005)
- Serial mode register 1B (SM1B: \$028)
- Serial data register 1 (SR1L: \$006, SR1U: \$007)
- Port mode register A (PMRA: \$004)
- Miscellaneous register (MIS: \$00C)

For serial interface 2

- Serial mode register 2A (SM2A: \$01B)
- Serial mode register 2B (SM2B: \$01C)
- Serial data register 2 (SR2L: \$01D, SR2U: \$01E)
- Port mode register A (PMRA: \$004)

Serial Mode Register 1A (SM1A: \$005): This register has the following functions (figure 70).

- $\text{R4}_1/\overline{\text{SCK}}_1$ pin function selection
- Serial interface 1 transmit clock selection
- Serial interface 1 prescaler division ratio selection
- Serial interface 1 initialization

Serial mode register 1A is a 4-bit write-only register. It is reset to \$0 by MCU reset.

HD404639R Series

A write signal input to serial mode register 1A discontinues the input of the transmit clock to serial data register 1 (SR1L: \$006, SR1U: \$007) and the octal counter, and the octal counter is reset to 000. Therefore, if a write is performed during data transfer, the serial 1 interrupt request flag (IFS1: \$003, bit 2) is set.

Written data is valid from the second instruction execution cycle after the write operation, so the STS instruction must be executed at least two cycles after that.




Figure 70 Serial Mode Register 1A (SM1A)

Serial Mode Register 1B (SM1B: \$028): This register has the following functions (figure 71).

- Serial interface 1 prescaler division ratio selection
- Serial interface 1 output level control in idle states

Serial mode register 1B (SM1B: \$028) is a 2-bit write-only register. It cannot be written during data transfer.

By setting bit 0 (SM1B0) of this register, the serial interface 1 prescaler division ratio is selected. Only bit 0 (SM1B0) can be reset to 0 by MCU reset. By setting bit 1 (SM1B1), the output level of the SO₁ pin is controlled in idle states of serial interface 1. The output level changes at the same time that SM1B1 is written to.




Figure 71 Serial Mode Register 1B (SM1B)

Serial Data Register 1 (SR1L: \$006, SR1U: \$007): This register has the following functions (figures 72 and 73)

- Serial interface 1 transmission data write and shift
- Serial interface 1 receive data shift and read

Writing data in this register is output from the SO₁ pin, LSB first, synchronously with the falling edge of the transmit clock; data is input, LSB first, through the SI₁ pin at the rising edge of the transmit clock. Input/output timing is shown in figure 74.

Data cannot be read or written during serial data transfer. If a read/write occurs during transfer, the accuracy of the resultant data cannot be guaranteed.




Figure 72 Serial Data Register 1 (SR1L)




Figure 73 Serial Data Register 1 (SR1U)

HD404639R Series




Figure 74 Serial Interface Output Timing

Port Mode Register A (PMRA: \$004): This register has the following functions (figure 75).

- R₄₂/SI₁ pin function selection
- R₄₃/SO₁ pin function selection
- R₅₂/SI₂ pin function selection
- R₅₃/SO₂ pin function selection

Port mode register A (PMRA: \$004) is a 4-bit write-only register, and is reset to \$0 by MCU reset.




Figure 75 Port Mode Register A (PMRA)

Miscellaneous Register (MIS: \$00C): This register has the following functions (figure 76).

- R₄₃/SO₁ pin PMOS control

Miscellaneous register (MIS: \$00C) is a 4-bit write-only register and is reset to \$0 by MCU reset.

HD404639R Series




Figure 76 Miscellaneous Register (MIS)

Serial Mode Register 2A (SM2A: \$01B): This register has the following functions (figure 77).

- R5₁/ $\overline{\text{SCK}}_2$ pin function selection
- Serial interface 2 transmit clock selection
- Serial interface 2 prescaler division ratio selection
- Serial interface 2 initialization

Serial mode register 2A (SM2A: \$01B) is a 4-bit write-only register. It is reset to \$0 by MCU reset.

A write signal input to serial mode register 2A discontinues the input of the transmit clock to serial data register 2 (SR2L: \$01D, SR2U: \$01E) and the octal counter, and the octal counter is reset to 000. Therefore, if a write is performed during data transfer, the serial 2 interrupt request flag (IFS2: \$023, bit 2) is set.

Written data is valid from the second instruction execution cycle after the write operation, so the SM2A read instruction must be executed at least two cycles after that.

HITACHI




Figure 77 Serial Mode Register 2A (SM2A)

Serial Mode Register 2B (SM2B: \$01C): This register has the following functions (figure 78).

- Serial interface 2 prescaler division ratio selection
- Serial interface 2 output level control in idle states
- R5₃/SO₂ pin PMOS control

Serial mode register 2B is a 3-bit write-only register. It cannot be written during serial interface 2 data transfer. Bit 0 (SM2B0) and bit 2 (SM2B2) are reset to \$0 by MCU reset.

By setting bit 0 (SM2B0) of this register, the serial interface 2 prescaler division ratio of serial interface 2 is selected. By resetting bit 1 (SM2B1), the output level of the SO₂ pin is controlled in idle states of serial interface 2. The output level changes at the same time that SM2B1 is written to.

HD404639R Series




Figure 78 Serial Mode Register 2B (SM2B)

Serial Data Register 2 (SR2L: \$01D, SR2U: \$01E): This register has the following functions (figures 79 and 80).

- Serial interface 2 transmission data write and shift
- Serial interface 2 receive data shift and read

Writing data in this register is output from the SO₂ pin, LSB first, synchronously with the falling edge of the transmit clock; data is input, LSB first, through the SI₂ pin at the rising edge of the transmit clock.

Data cannot be read or written during serial data transfer. If a read/write occurs during transfer, the accuracy of the resultant data cannot be guaranteed.




Figure 79 Serial Data Register 2 (SR2L)

Serial data register 2 (upper digit) (SR2U: \$01E)

Bit	3	2	1	0
Initial value	Undefined	Undefined	Undefined	Undefined
Read/Write	R/W	R/W	R/W	R/W
Bit name	SR27	SR26	SR25	SR24

Figure 80 Serial Data Register 2 (SR2U)

DTMF Generator Circuit

The MCU provides a dual-tone multifrequency (DTMF) generator circuit. The DTMF signal consists of two sine waves to access the switching system.

Figure 81 shows the DTMF keypad and frequencies. Each key enables tones to be generated corresponding to each frequency. Figure 82 shows a block diagram of the DTMF circuit.

The OSC clock (400 kHz, 800 kHz, 2 MHz, 3.58 MHz, 4 MHz, 7.16 MHz or 8 MHz) is changed into six clock signals through the division circuit (1/2, 1/5, 1/9, 1/10, 1/18 and 1/20). The DTMF circuit uses one of the six clock signals, which is selected by system clock select register 1 (SSR1: \$029) and system clock select register 2 (SSR2: \$02A) depending on the OSC clock frequency. The DTMF circuit has transformed programmable dividers, sine wave counters, and control registers.

The DTMF generator circuit is controlled by the following three registers.




Figure 81 DTMF Keypad and Frequencies




Figure 82 Block Diagram of DTMF Generator Circuit

HD404639R Series

Tone Generator Mode Register (TGM: \$019): Four-bit write-only register, which controls output frequencies as shown in figure 83, and is reset to \$0 by MCU reset.




Figure 83 Tone Generator Mode Register (TGM)

Tone Generator Control Register (TGC: \$01A): Three-bit write-only register, which controls the start/stop of the DTMF signal output as shown in figure 84, and is reset to \$0 by MCU reset. TONER and TONEC output can be independently controlled by bits 2 and 3 (TGC2, TGC3), and the DTMF circuit is controlled by bit 1 (TGC1) of this register.




Figure 84 Tone Generator Control Register (TGC)

System Clock Select Registers 1 and 2 (SSR1: \$029, SSR2: \$02A): Four-bit write-only registers. These registers must be set to the value specified in figures 85 and 86 depending on the frequency of the oscillator connected to the OSC₁ and OSC₂ pins. Note that if the combination of the oscillation frequency and the values in these registers is different from that specified in figures 85 and 86, the DTMF output frequencies will differ from the correct frequencies as listed in table 28.




Figure 85 System Clock Select Register 1(SSR1)

HD404639R Series




Figure 86 System Clock Select Register 2(SSR2)

Table 28 Frequency Deviation of the MCU from Standard DTMF

	Standard DTMF (Hz)	$f_{osc} = 400 \text{ kHz}, 800 \text{ kHz}, 2 \text{ MHz}, 4 \text{ MHz}, 8 \text{ MHz}$		$f_{osc} = 3.58 \text{ MHz}, 7.16 \text{ MHz}$	
		MCU (Hz)	Deviation from Standard (%)	MCU (Hz)	Deviation from Standard (%)
R1	697	694.44	-0.37	690.58	-0.92
R2	770	769.23	-0.10	764.96	-0.65
R3	852	851.06	-0.11	846.33	-0.67
R4	941	938.97	-0.22	933.75	-0.77
C1	1,209	1,212.12	0.26	1,205.39	-0.30
C2	1,336	1,333.33	-0.20	1,325.92	-0.75
C3	1,477	1,481.48	0.30	1,473.25	-0.25
C4	1,633	1,639.34	0.39	1,630.23	-0.17

Note: This frequency deviation value does not include the frequency deviation due to the oscillator element. Also note that in this case the ratio of the high level and low level widths in the oscillator waveform due to the oscillator element will be 50%:50%.

DTMF Output: The sine waves of the row-group and column-group are individually converted in the D/A conversion circuit which provides a high-precision ladder resistance. The DTMF output pins (TONER, TONEC) transmit the sine waves of the row-group and column-group, respectively. Figure 87 shows the tone output equivalent circuit. Figure 88 shows the output waveform. One cycle of this wave consists of 32 slots. Therefore, the output waveform is stable with little distortion. Table 28 lists the frequency deviation of the MCU from standard DTMF signals.




Figure 87 Tone Output Equivalent Circuit




Figure 88 Waveform of Tone Output

Comparator

The block diagram of the comparator is shown in figure 89. The comparator compares input voltage with the reference voltage. Internal voltage or external input voltage can be selected as the reference. Internal reference voltage is selected from sixteen levels.

Setting bit 3 (CER3) of the compare enable register (CER: \$018) to 1 executes a voltage comparison. When an input voltage at COMP₀–COMP₃ is higher than the reference voltage, the TM or TMD command sets the status flag (ST) high for the corresponding bits of the compare data register (CDR: \$017) to COMP₀–COMP₃. On the other hand, when an input voltage at COMP₀–COMP₃ is lower, the TM or TMD command clears the ST to 0.




Figure 89 Block Diagram of Comparator

Compare Enable Register (CER: \$018): Four-bit write-only register which enables comparator operation, and selects the reference voltage and the analog input pin.

Compare Control Register (CCR: \$016): Four-bit write-only register which selects the internal reference voltage from sixteen levels.

Compare Data Register (CDR: \$017): Four-bit read-only register which latches the result of the comparison between the analog input pins and the reference voltage. Bits 0 to 3 show the results of comparison with COMP₀–COMP₃, respectively. This register can be read only by the TM or TMD

command. Only bit CER3 corresponds to the analog input pin selected with bits CER0 and CER1. After a compare operation, the data in this register is not retained.

Note on Use: During the compare operation pins RD₀/COMP₀–RD₃/COMP₃ operate as analog inputs and cannot operate as R ports.

The comparator can operate in active mode and subactive mode but is disabled in other modes.

The switch for the internal reference voltage is on only when the internal reference voltage is selected by CER2.

RE₀/VC_{ref} cannot operate as an R port when the external input voltage is selected as the reference.




Figure 90 Compare Enable Register (CER)

HD404639R Series

Compare control register (CCR: \$016)

Bit	3	2	1	0	
Initial value	0	0	0	0	
Read/Write	W	W	W	W	
Bit name	CCR3	CCR2	CCR1	CCR0	

CCR3	CCR2	CCR1	CCR0	Reference voltage selection	
0	0	0	0	2/22 V_{CC}	
			1	3/22 V_{CC}	
		1	0	4/22 V_{CC}	
			1	5/22 V_{CC}	
	1	0	0	0	6/22 V_{CC}
				1	7/22 V_{CC}
		1	0	0	8/22 V_{CC}
				1	9/22 V_{CC}
1	0	0	0	10/22 V_{CC}	
			1	11/22 V_{CC}	
		1	0	0	12/22 V_{CC}
				1	13/22 V_{CC}
	1	0	0	0	14/22 V_{CC}
				1	15/22 V_{CC}
		1	0	0	16/22 V_{CC}
				1	17/22 V_{CC}

Figure 91 Compare Control Register (CCR)




Figure 92 Compare Data Register (CDR)

HD404639R Series

Programmable ROM (HD407A4639R)

The HD407A4639R is a ZTAT™ microcomputer with built-in PROM that can be programmed in PROM mode.

PROM Mode Pin Description

Pin No.	MCU Mode		PROM Mode		Pin No.	MCU Mode		PROM Mode	
	Pin Name	I/O	Pin Name	I/O		Pin Name	I/O	Pin Name	I/O
1	RD ₀ /COMP0	I			26	D ₁₃ /INT ₀	I	V _{PP}	
2	RD ₁ /COMP1	I			27	R0 ₀ /INT ₁	I/O	M ₀	I
3	RD ₂ /COMP2	I			28	R0 ₁ /INT ₂	I/O	M ₁	I
4	RD ₃ /COMP3	I			29	R0 ₂ /INT ₃	I/O		
5	RE ₀ /V _{C_{ref}}	I	GND		30	R0 ₃ /INT ₄	I/O		
6	TEST	I	TEST	I	31	R1 ₀	I/O	A ₅	I
7	OSC ₁	I	V _{CC}		32	R1 ₁	I/O	A ₆	I
8	OSC ₂	O			33	R1 ₂	I/O	A ₇	I
9	RESET	I	RESET	I	34	R1 ₃	I/O	A ₈	I
10	X1	I	GND		35	R2 ₀	I/O	A ₀	I
11	X2	O			36	R2 ₁	I/O	A ₁₀	I
12	GND		GND		37	R2 ₂	I/O	A ₁₁	I
13	D ₀	I/O	CE	I	38	R2 ₃	I/O	A ₁₂	I
14	D ₁	I/O	OE	I	39	R3 ₀ /TOB	I/O		
15	D ₂	I/O	V _{CC}		40	R3 ₁ /TOC	I/O		
16	D ₃	I/O	V _{CC}		41	R3 ₂ /TOD	I/O		
17	D ₄	I/O			42	R3 ₃ /EVNB	I/O		
18	D ₅	I/O			43	R4 ₀ /EVND	I/O		
19	D ₆	I/O			44	R4 ₁ /SCK ₁	I/O		
20	D ₇	I/O			45	R4 ₂ /SI ₁	I/O		
21	D ₈	I/O			46	R4 ₃ /SO ₁	I/O		
22	D ₉	I/O			47	R5 ₀	I/O		
23	D ₁₀	I/O	A ₁₃	I	48	R5 ₁ /SCK ₂	I/O		
24	D ₁₁	I/O	A ₁₄	I	49	R5 ₂ /SI ₂	I/O		
25	D ₁₂ /STOPC	I	A ₉	I	50	R5 ₃ /SO ₂	I/O		

HD404639R Series

Pin No.	MCU Mode		PROM Mode		Pin No.	MCU Mode		PROM Mode	
	Pin Name	I/O	Pin Name	I/O		Pin Name	I/O	Pin Name	I/O
51	R6 ₀	I/O	A ₁	I	66	R9 ₃	I/O	O ₁	I/O
52	R6 ₁	I/O	A ₂	I	67	RA ₀	I/O	O ₀	I/O
53	R6 ₂	I/O	A ₃	I	68	RA ₁	I/O	V _{CC}	
54	R6 ₃	I/O	A ₄	I	69	RA ₂	I/O		
55	R7 ₀	I/O	O ₀	I/O	70	RA ₃	I/O		
56	R7 ₁	I/O	O ₁	I/O	71	RB ₀	I/O		
57	R7 ₂	I/O	O ₂	I/O	72	RB ₁	I/O		
58	R7 ₃	I/O	O ₃	I/O	73	RB ₂	I/O		
59	R8 ₀	I/O	O ₄	I/O	74	RB ₃	I/O		
60	R8 ₁	I/O	O ₅	I/O	75	RC ₀	I/O		
61	R8 ₂	I/O	O ₆	I/O	76	SEL	I		
62	R8 ₃	I/O	O ₇	I/O	77	TONEC	O		
63	R9 ₀	I/O	O ₄	I/O	78	TONER	O		
64	R9 ₁	I/O	O ₃	I/O	79	V _{CC}		V _{CC}	
65	R9 ₂	I/O	O ₂	I/O	80	VT _{ref}		V _{CC}	

- Notes: 1. I/O: Input/output pin, I: Input pin, O: Output pin
 2. Each of O₀–O₄ has two pins; before using, each pair must be connected together.

Programming the Built-In PROM

The MCU's built-in PROM is programmed in PROM mode. PROM mode is set by pulling $\overline{\text{TEST}}$, $\overline{\text{M}}_0$, and $\overline{\text{M}}_1$ low, and RESET high as shown in figure 93. In PROM mode, the MCU does not operate, but it can be programmed in the same way as any other commercial 27256-type EPROM using a standard PROM programmer and an 80-to-28-pin socket adapter. Recommended PROM programmers and socket adapters of the HD407A4639 are listed in table 30.

Since an HMCS400-series instruction is ten bits long, the HMCS400-series MCU has a built-in conversion circuit to enable the use of a general-purpose PROM programmer. This circuit splits each instruction into five lower bits and five upper bits that are read from or written to consecutive addresses. This means that if, for example, 16 kwords of built-in PROM are to be programmed by a general-purpose PROM programmer, a 32-kbyte address space (\$0000–\$7FFF) must be specified.

Warnings

- Always specify addresses \$0000 to \$7FFF when programming with a PROM programmer. If address \$8000 or higher is accessed, the PROM may not be programmed or verified correctly. Set all data in unused addresses to \$FF.

Note that the plastic-package version cannot be erased or reprogrammed.

HD404639R Series

2. Make sure that the PROM programmer, socket adapter, and LSI are aligned correctly (their pin 1 positions match), otherwise overcurrents may damage the LSI. Before starting programming, make sure that the LSI is firmly fixed in the socket adapter and the socket adapter is firmly fixed onto the programmer.
3. PROM programmers have two voltages (V_{pp}): 12.5 V and 21 V. Remember that ZTAT™ devices require a V_{pp} of 12.5 V—the 21-V setting will damage them. 12.5 V is the Intel 27256 setting.

Programming and Verification

The built-in PROM of the MCU can be programmed at high speed without risk of voltage stress or damage to data reliability.

Programming and verification modes are selected as listed in table 29.

Table 29 PROM Mode Selection

Mode	Pin			
	\overline{CE}	\overline{OE}	V_{pp}	O_0-O_7
Programming	Low	High	V_{pp}	Data input
Verification	High	Low	V_{pp}	Data output
Programming inhibited	High	High	V_{pp}	High impedance

Table 30 Recommended PROM Programmers and Socket Adapters

PROM Programmer		Socket Adapter		
Manufacturer	Model Name	Package	Manufacturer	Model Name
DATA I/O Corp.	121B	FP-80B	Hitachi	HS463ESF01H
AVAL Corp.	PKW-1000			




Figure 93 PROM Mode Connections

Addressing Modes

RAM Addressing Modes

The MCU has three RAM addressing modes, as shown in figure 94 and described below.

Register Indirect Addressing Mode: The contents of the W, X, and Y registers (10 bits in total) are used as a RAM address. When the area from \$090 to \$25F is used, a bank must be selected by the bank register (V: \$03F).

Direct Addressing Mode: A direct addressing instruction consists of two words. The first word contains the opcode, and the contents of the second word (10 bits) are used as a RAM address.

Memory Register Addressing Mode: The memory registers (MR), which are located in 16 addresses from \$040 to \$04F, are accessed with the LAMR and XMRA instructions.




Figure 94 RAM Addressing Modes

ROM Addressing Modes and the P Instruction

The MCU has four ROM addressing modes, as shown in figure 95 and described below.

Direct Addressing Mode: A program can branch to any address in the ROM memory space by executing the JMPL, BRL, or CALL instruction. Each of these instructions replaces the 14 program counter bits (PC_{13} – PC_0) with 14-bit immediate data.

Current Page Addressing Mode: The MCU has 64 pages of ROM with 256 words per page. A program can branch to any address in the current page by executing the BR instruction. This instruction replaces the eight low-order bits of the program counter (PC_7 – PC_0) with eight-bit immediate data. If the BR instruction is on a page boundary (address $256n + 255$), executing that instruction transfers the PC contents to the next physical page, as shown in figure 97. This means that the execution of the BR instruction on a page boundary will make the program branch to the next page.

Note that the HMCS400-series cross macroassembler has an automatic paging feature for ROM pages.

Zero-Page Addressing Mode: A program can branch to the zero-page subroutine area located at \$0000–\$003F by executing the CAL instruction. When the CAL instruction is executed, 6 bits of immediate data are placed in the six low-order bits of the program counter (PC_5 – PC_0), and 0s are placed in the eight high-order bits (PC_{13} – PC_6).

Table Data Addressing Mode: A program can branch to an address determined by the contents of four-bit immediate data, the accumulator, and the B register by executing the TBR instruction.

P Instruction: ROM data addressed in table data addressing mode can be referenced with the P instruction as shown in figure 96. If bit 8 of the ROM data is 1, eight bits of ROM data are written to the accumulator and the B register. If bit 9 is 1, eight bits of ROM data are written to the R1 and R2 port output registers. If both bits 8 and 9 are 1, ROM data is written to the accumulator and the B register, and also to the R1 and R2 port output registers at the same time.

The P instruction has no effect on the program counter.

HD404639R Series




Figure 95 ROM Addressing Modes




Figure 96 P Instruction




Figure 97 Branching when the Branch Destination is on a Page Boundary

Absolute Maximum Ratings

Item	Symbol	Value	Unit	Note
Supply voltage	V_{CC}	-0.3 to +7.0	V	
Programming voltage	V_{PP}	-0.3 to +14.0	V	1
Pin voltage	V_T	-0.3 to $V_{CC} + 0.3$	V	
Total permissible input current	$\sum I_o$	105	mA	2
Total permissible output current	$-\sum I_o$	50	mA	3
Maximum input current	I_o	4	mA	4, 5
		30	mA	4, 6
Maximum output current	$-I_o$	4	mA	7, 8
		20	mA	7, 9
Operating temperature	T_{opr}	-20 to +75	°C	
Storage temperature	T_{stg}	-55 to +125	°C	

Notes: Permanent damage may occur if these absolute maximum ratings are exceeded. Normal operation must be under the conditions stated in the electrical characteristics tables. If these conditions are exceeded, the LSI may malfunction or its reliability may be affected.

1. Applies to D_{13} (V_{PP}) of HD407A4639R.
2. The total permissible input current is the total of input currents simultaneously flowing in from all the I/O pins to GND.
3. The total permissible output current is the total of output currents simultaneously flowing out from V_{CC} to all I/O pins.
4. The maximum input current is the maximum current flowing from each I/O pin to GND.
5. Applies to D_0 - D_3 , and R0-RC.
6. Applies to D_4 - D_{11} .
7. The maximum output current is the maximum current flowing out from V_{CC} to each I/O pin.
8. Applies to D_4 - D_{11} and R0-RC.
9. Applies to D_0 - D_3 .

HD404639R Series

Electrical Characteristics

DC Characteristics (HD404638R, HD404639R, HD40A4638R, HD40A4639R: $V_{CC} = 2.7$ to 6.0 V, $GND = 0$ V, $T_a = -20$ to $+75^\circ\text{C}$; HD407A4639R: $V_{CC} = 2.7$ to 5.5 V, $GND = 0$ V, $T_a = -20$ to $+75^\circ\text{C}$, unless otherwise specified)

Item	Symbol	Pin(s)	Min	Typ	Max	Unit	Test Condition	Notes
Input high voltage	V_{IH}	RESET, \overline{STOPC} , $\overline{INT_0}$ – $\overline{INT_4}$, $\overline{SCK_1}$, SI_1 , $\overline{SCK_2}$, SI_2 , \overline{EVNB} , \overline{EVND}	$0.9V_{CC}$	—	$V_{CC} + 0.3$	V		
		OSC ₁	$V_{CC} - 0.3$	—	$V_{CC} + 0.3$	V	External clock	
Input low voltage	V_{IL}	RESET, \overline{STOPC} , $\overline{INT_0}$ – $\overline{INT_4}$, $\overline{SCK_1}$, SI_1 , $\overline{SCK_2}$, SI_2 , \overline{EVNB} , \overline{EVND}	-0.3	—	$0.10 V_{CC}$	V		
		OSC ₁	-0.3	—	0.3	V	External clock	
Output high voltage	V_{OH}	$\overline{SCK_1}$, SO_1 , $\overline{SCK_2}$, SO_2 , TOB, TOC, TOD	$V_{CC} - 1.0$	—	—	V	$-I_{OH} = 0.5$ mA	
Output low voltage	V_{OL}	$\overline{SCK_1}$, SO_1 , $\overline{SCK_2}$, SO_2 , TOB, TOC, TOD	—	—	0.4	V	$I_{OL} = 0.4$ mA	
I/O leakage current	$ I_{IL} $	RESET, \overline{STOPC} , $\overline{INT_0}$ – $\overline{INT_4}$, $\overline{SCK_1}$, SI_1 , $\overline{SCK_2}$, SI_2 , SO_1 , SO_2 , \overline{EVNB} , \overline{EVND} , OSC ₁ , TOB, TOC, TOD	—	—	1	μA	$V_{in} = 0$ V to V_{CC}	1
Current dissipation in active mode	I_{CC1}	V_{CC}	—	2.5	5	mA	$V_{CC} = 5$ V, $f_{OSC} = 4$ MHz, digital input mode	2
	I_{CC2}	V_{CC}	—	0.3	1.0	mA	$V_{CC} = 3$ V, $f_{OSC} = 800$ kHz, digital input mode	2
	I_{CC3}	V_{CC}	—	5	9	mA	$V_{CC} = 5$ V, $f_{OSC} = 8$ MHz, digital input mode	2, 8
	I_{CMP1}	V_{CC}	—	6.5	9	mA	$V_{CC} = 5$ V, $f_{OSC} = 4$ MHz, analog comp. mode	3

HITACHI

HD404639R Series

Item	Symbol	Pin(s)	Min	Typ	Max	Unit	Test Condition	Notes
Current dissipation in active mode	I_{CMP2}	V_{CC}	—	2.8	3.5	mA	$V_{\text{CC}} = 3 \text{ V}$, $f_{\text{OSC}} = 800 \text{ kHz}$, analog comp. mode	3
	I_{CMP3}	V_{CC}	—	9	13	mA	$V_{\text{CC}} = 5 \text{ V}$, $f_{\text{OSC}} = 8 \text{ MHz}$, analog comp. mode	3, 8
Current dissipation in standby mode	I_{SBY1}	V_{CC}	—	1.0	2	mA	$V_{\text{CC}} = 5 \text{ V}$, $f_{\text{OSC}} = 4 \text{ MHz}$	4
	I_{SBY2}	V_{CC}	—	0.1	0.3	mA	$V_{\text{CC}} = 3 \text{ V}$, $f_{\text{OSC}} = 800 \text{ kHz}$	4
	I_{SBY3}	V_{CC}	—	2.0	4.0	mA	$V_{\text{CC}} = 5 \text{ V}$, $f_{\text{OSC}} = 8 \text{ MHz}$	4, 8
Current dissipation in subactive mode	I_{SUB}	V_{CC}	—	18	35	μA	$V_{\text{CC}} = 3 \text{ V}$, 32 kHz oscillator	5
Current dissipation in watch mode	I_{WTC}	V_{CC}	—	4	7.5	μA	$V_{\text{CC}} = 3 \text{ V}$, 32 kHz oscillator	5
Current dissipation in stop mode	I_{STOP}	V_{CC}	—	0.5	5	μA	$V_{\text{CC}} = 3 \text{ V}$, no 32 kHz oscillator	5
Stop mode retaining voltage	V_{STOP}	V_{CC}	2	—	—	V	No 32 kHz oscillator	6
Comparator input reference voltage scope	VC_{ref}	VC_{ref}	0	—	$V_{\text{CC}} - 1.2$	V		
Allowable error of internal reference voltage	V_{OFS}		-100	—	100	mV	$V_{\text{OFS}} = \text{reference voltage} - VC_{\text{ref}}$	7

- Notes: 1. Output buffer current is excluded.
 2. I_{CC1} , I_{CC2} and I_{CC3} are the source currents when no I/O current is flowing while the MCU is in reset state.

Test conditions: MCU: Reset

Pins: RESET at V_{CC} ($V_{\text{CC}} - 0.3$ to V_{CC})

TEST at V_{CC} ($V_{\text{CC}} - 0.3$ to V_{CC})

HD404639R Series

3. RD_0 – RD_3 pins are in analog input mode when no I/O current is flowing.
Test conditions: MCU: DTMF does not operate
Pins: $RD_0/COMP_0$ at GND (0 V to 0.3 V)
 $RD_1/COMP_1$ at GND (0 V to 0.3 V)
 $RD_2/COMP_2$ at GND (0 V to 0.3 V)
 $RD_3/COMP_3$ at GND (0 V to 0.3 V)
 RE_0/VC_{ref} at GND (0 V to 0.3 V)
4. I_{SBY1} , I_{SBY2} and I_{SBY3} are the source currents when no I/O current is flowing while the MCU timer is operating.
Test conditions: MCU: I/O reset
Serial interface stopped
DTMF does not operate
Standby mode
Pins: RESET at GND (0 V to 0.3 V)
 \overline{TEST} at V_{CC} ($V_{CC} - 0.3$ to V_{CC})
5. These are the source currents when no I/O current is flowing.
Test conditions: Pins: RESET at GND (0 V to 0.3 V)
 \overline{TEST} at V_{CC} ($V_{CC} - 0.3$ to V_{CC})
 D_{13}^* at V_{CC} ($V_{CC} - 0.3$ to V_{CC}) * Applies to HD407A4639R.
6. RAM data retention.
7. The reference voltage is the expected internal VC_{ref} voltage selected by the compare control register (CCR: \$016).
Example: when CCR = \$2, reference voltage is $4/22 \times V_{CC}$.
8. Applies to HD40A4638R, HD40A4639R, HD407A4639R.

HD404639R Series

I/O Characteristics for Standard Pins (HD404638R, HD404639R, HD40A4638R, HD40A4639R: $V_{CC} = 2.7$ to 6.0 V, $GND = 0$ V, $T_a = -20$ to $+75^\circ\text{C}$; HD407A4639R: $V_{CC} = 2.7$ to 5.5 V, $GND = 0$ V, $T_a = -20$ to $+75^\circ\text{C}$, unless otherwise specified)

Item	Symbol	Pin(s)	Min	Typ	Max	Unit	Test Condition	Notes
Input high voltage	V_{IH}	D_{12} – D_{13} , $R0$ – RD , RE_0	$0.7 V_{CC}$	—	$V_{CC} + 0.3$	V		
Input low voltage	V_{IL}	D_{12} – D_{13} , $R0$ – RD , RE_0	-0.3	—	$0.3V_{CC}$	V		
Output high voltage	V_{OH}	$R0$ – RC	$V_{CC} - 1.0$	—	—	V	$-I_{OH} = 0.5$ mA	
Output low voltage	V_{OL}	$R0$ – RC	—	—	0.4	V	$I_{OL} = 0.4$ mA	
I/O leakage current	$ I_{IL} $	D_{12} , $R0$ – RD RE_0 ,	—	—	1	μA	$V_{in} = 0$ V to V_{CC}	1
		D_{13}	—	—	1	μA	$V_{in} = 0$ V to V_{CC}	1, 2
			—	—	1	μA	$V_{in} = V_{CC} - 0.3$ V to V_{CC}	1, 3
			—	—	20	μA	$V_{in} = 0$ V to 0.3 V	1, 3
Pull-up MOS current	$-I_{PU}$	$R0$ – RC	5	30	90	μA	$V_{CC} = 3$ V, $V_{in} = 0$ V	
Input high voltage	V_{IHA}	$COMP_0$ – $COMP_3$	$VC_{ref} + 0.1$	—	—	V	Analog compare mode	
Input low voltage	V_{ILA}	$COMP_0$ – $COMP_3$	—	—	$VC_{ref} - 0.1$	V	Analog compare mode	

- Notes: 1. Output buffer current is excluded.
 2. Applies to HD404638R, HD404639R, HD40A4638R and HD40A4639R.
 3. Applies to HD407A4639R.

HD404639R Series

I/O Characteristics for High-Current Pins (HD404638R, HD404639R, HD40A4638R, HD40A4639R: $V_{CC} = 2.7$ to 6.0 V, $GND = 0$ V, $T_a = -20$ to $+75^\circ\text{C}$; HD407A4639R: $V_{CC} = 2.7$ to 5.5 V, $GND = 0$ V, $T_a = -20$ to $+75^\circ\text{C}$, unless otherwise specified)

Item	Symbol	Pin(s)	Min	Typ	Max	Unit	Test Condition	Notes
Input high voltage	V_{IH}	D_0 – D_{11}	$0.7 V_{CC}$	—	$V_{CC} + 0.3$	V		
Input low voltage	V_{IL}	D_0 – D_{11}	-0.3	—	$0.3 V_{CC}$	V		
Output high voltage	V_{OH}	D_0 – D_{11}	$V_{CC} - 1.0$	—	—	V	$-I_{OH} = 0.5$ mA,	
		D_0 – D_3	2.0	—	—	V	$-I_{OH} = 10$ mA, $V_{CC} = 4.5$ V to 6.0 V	1
Output low voltage	V_{OL}	D_0 – D_{11}	—	—	0.4	V	$I_{OL} = 0.4$ mA	
		D_4 – D_{11}	—	—	2.0	V	$I_{OL} = 15$ mA, $V_{CC} = 4.5$ V to 6.0 V	1
I/O leakage current	$ I_{IL} $	D_0 – D_{11}	—	—	1	μA	$V_{in} = 0$ V to V_{CC}	2
Pull-up MOS current	$-I_{PU}$	D_4 – D_{11}	5	30	90	μA	$V_{CC} = 3$ V, $V_{in} = 0$ V	
Pull-down MOS current	I_{PD}	D_0 – D_3	5	30	90	μA	$V_{CC} = 3$ V, $V_{in} = 3$ V	

Notes: 1. HD407A4639R; $V_{CC} = 4.5$ V to 5.5 V

2. Output buffer current is excluded.

HD404639R Series

DTMF Characteristics (HD404638R, HD404639R, HD40A4638R, HD40A4639R: $V_{CC} = 2.7$ to 6.0 V, $GND = 0$ V, $T_a = -20$ to $+75^\circ\text{C}$; HD407A4639R: $V_{CC} = 2.7$ to 5.5 V, $GND = 0$ V, $T_a = -20$ to $+75^\circ\text{C}$, unless otherwise specified)

Item	Symbol	Pin(s)	Min	Typ	Max	Unit	Test Condition	Notes
Tone output voltage (1)	V_{OR}	TONER	500	660	—	mV_{rms}	$V_{T_{\text{ref}}} - GND = 2.0$ V, $R_L = 100$ k Ω	1
Tone output voltage (2)	V_{OC}	TONEC	520	690	—	mV_{rms}	$V_{T_{\text{ref}}} - GND = 2.0$ V, $R_L = 100$ k Ω	1
Tone output distortion	%DIS		—	3	7	%	Short circuit between TONER and TONEC $R_L = 100$ k Ω	2
Tone output ratio	dB_{CR}		—	2.5	—	dB	Short circuit between TONER and TONEC $R_L = 100$ k Ω	2

Notes: 400 kHz, 800 kHz, 2 MHz, 3.58 MHz, 4MHz, 7.16 MHz, or 8 MHz can be used as the operating frequency (f_{OSC}).

1. See figure 98.
2. See figure 99.

HD404639R Series

AC Characteristics (HD404638R, HD404639R, HD40A4638R, HD40A4639R: $V_{CC} = 2.7$ to 6.0 V, $GND = 0$ V, $T_a = -20$ to $+75^\circ\text{C}$; HD407A4639R: $V_{CC} = 2.7$ to 5.5 V, $GND = 0$ V, $T_a = -20$ to $+75^\circ\text{C}$, unless otherwise specified)

Item	Symbol	Pin(s)	Min	Typ	Max	Unit	Test Condition	Notes	
Clock oscillation frequency	f_{OSC}	OSC ₁ , OSC ₂	—	400	—	kHz		1	
			—	800	—	kHz		1	
			—	2	—	MHz		1	
			—	3.58	—	MHz		1	
			—	4	—	MHz		1	
			—	7.16	—	MHz		1, 12	
			—	8	—	MHz		1, 12	
		X1, X2	—	32.768	—	kHz			
Instruction cycle time	t_{cyc}		—	8	—	μs	$f_{OSC} = 4$ MHz, 1/32 division	2	
			—	4	—	μs	$f_{OSC} = 4$ MHz, 1/16 division	2	
			—	2	—	μs	$f_{OSC} = 4$ MHz, 1/8 division	2	
			—	1	—	μs	$f_{OSC} = 4$ MHz, 1/4 division	2	
			t_{subcyc}	—	244.14	—	μs	32 kHz oscillator, 1/8 division	3
				—	122.07	—	μs	32 kHz oscillator, 1/4 division	3
Oscillation stabilization time (ceramic)	t_{RC}	OSC ₁ , OSC ₂	—	—	7.5	ms		4, 5	
Oscillation stabilization time (crystal)	t_{RC}	OSC ₁ , OSC ₂	—	—	40	ms	$V_{CC} = 3.5$ V to 6.0 V	4, 5, 6	
			—	—	60	ms		4, 5	
		X1, X2	—	—	3	s	$T_a = -10^\circ\text{C}$ to $+60^\circ\text{C}$	4	
External clock high width	t_{CPH}	OSC ₁	1100	—	—	ns	$f_{OSC} = 400$ kHz	7	
			550	—	—	ns	$f_{OSC} = 800$ kHz	7	
			215	—	—	ns	$f_{OSC} = 2$ MHz	7	
			115	—	—	ns	$f_{OSC} = 3.58$ MHz	7	
			105	—	—	ns	$f_{OSC} = 4$ MHz	7	
			57.5	—	—	ns	$f_{OSC} = 7.16$ MHz	7, 12	
			52.5	—	—	ns	$f_{OSC} = 8$ MHz	7, 12	

HITACHI

HD404639R Series

Item	Symbol	Pin(s)	Min	Typ	Max	Unit	Test Condition	Notes
External clock low width	t_{CPL}	OSC ₁	1100	—	—	ns	f _{OSC} = 400 kHz	7
			550	—	—	ns	f _{OSC} = 800 kHz	7
			215	—	—	ns	f _{OSC} = 2 MHz	7
			115	—	—	ns	f _{OSC} = 3.58 MHz	7
			105	—	—	ns	f _{OSC} = 4 MHz	7
			57.5	—	—	ns	f _{OSC} = 7.16 MHz	7, 12
			52.5	—	—	ns	f _{OSC} = 8 MHz	7, 12
External clock rise time	t_{CPr}	OSC ₁	—	—	150	ns	f _{OSC} = 400 kHz	7
			—	—	75	ns	f _{OSC} = 800 kHz	7
			—	—	35	ns	f _{OSC} = 2 MHz	7
			—	—	25	ns	f _{OSC} = 3.58 MHz	7
			—	—	20	ns	f _{OSC} = 4 MHz	7
			—	—	12.5	ns	f _{OSC} = 7.16 MHz	7, 12
			—	—	10	ns	f _{OSC} = 8 MHz	7, 12
External clock fall time	t_{CPr}	OSC ₁	—	—	150	ns	f _{OSC} = 400 kHz	7
			—	—	75	ns	f _{OSC} = 800 kHz	7
			—	—	35	ns	f _{OSC} = 2 MHz	7
			—	—	25	ns	f _{OSC} = 3.58 MHz	7
			—	—	20	ns	f _{OSC} = 4 MHz	7
			—	—	12.5	ns	f _{OSC} = 7.16 MHz	7, 12
			—	—	10	ns	f _{OSC} = 8 MHz	7, 12
\overline{INT}_0 – \overline{INT}_4 , EVNB, EVND high width	t_{IH}	\overline{INT}_0 – \overline{INT}_4 , EVNB, EVND	2	—	—	$t_{cyc}/$ t_{subcyc}	8	
\overline{INT}_0 – \overline{INT}_4 , EVNB, EVND low width	t_{IL}	\overline{INT}_0 – \overline{INT}_4 , EVNB, EVND	2	—	—	$t_{cyc}/$ t_{subcyc}	8	
RESET high width	t_{RSTH}	RESET	2	—	—	t_{cyc}	9	
STOPC low width	t_{STPL}	\overline{STOPC}	1	—	—	t_{RC}	10	
RESET fall time	t_{RSTf}	RESET	—	—	20	ms	9	
\overline{STOPC} rise time	t_{STPr}	\overline{STOPC}	—	—	20	ms	10	

HD404639R Series

Item	Symbol	Pin(s)	Min	Typ	Max	Unit	Test Condition	Notes
Input capacitance	C_{in}	All pins except D_{13}	—	—	15	pF	$f = 1 \text{ MHz}, V_{in} = 0 \text{ V}$	
		D_{13}	—	—	15	pF	$f = 1 \text{ MHz}, V_{in} = 0 \text{ V}$	13
		D_{13}	—	—	180	pF	$f = 1 \text{ MHz}, V_{in} = 0 \text{ V}$	14
Analog comparator stabilization time	t_{cSTB}	COMP ₀ –COMP ₃	—	—	2	t_{cyc}		11

Notes: Except for the HD407A4639R, when V_{CC} is between 2.2 V and 6.0 V, watch mode can be supported, and instruction execution is possible in active mode.

- Bits 0 and 1 (SSR10, SSR11) of system clock select register 1 (SSR1: \$029) and bits 2 and 3 (SSR22, SSR23) of system clock select register 2 (SSR2: \$02A) must be set according to the system clock frequency.
- Bits 0 and 1 (SSR20, SSR21) of system clock select register 2 (SSR2: \$02A) must be set according to the division ratio of the system clock frequency.
- Bit 2 (SSR12) of system clock select register 1 (SSR1: \$029) must be set according to the division ratio of the subsystem clock frequency.
- The oscillation stabilization time is the period required for the oscillator to stabilize after V_{CC} reaches 2.7 V at power-on, or after RESET input goes high or STOPC input goes low when stop mode is cancelled. At power-on or when stop mode is cancelled, RESET or STOPC must be input for at least t_{RC} to ensure the oscillation stabilization time. If using a ceramic oscillator, contact its manufacturer to determine what stabilization time is required, since it will depend on the circuit constants and stray capacitance. Set bits 0 and 1 (MIS0, MIS1) of the miscellaneous register (MIS: \$00C) according to the system oscillation of the oscillation stabilization time.
- Bits 0 and 1 (MIS0, MIS1) of the miscellaneous register (MIS: \$00C) must be set according to the oscillation stabilization time of the system clock oscillator.
- HD407A4639R: $V_{CC} = 3.5 \text{ V}$ to 5.5 V .
- Refer to figure 100.
- Refer to figure 101. The t_{cyc} unit applies when the MCU is in standby or active mode. The t_{subcyc} unit applies when the MCU is in watch or subactive mode.
- Refer to figure 102.
- Refer to figure 103.
- Analog comparator stabilization time is the period for the analog comparator to stabilize and for correct data to be read after entering RD₀/COMP₀–RD₃/COMP₃ into analog input mode.
- Applies to HD40A4638R, HD40A4639R and HD407A4639R.
HD40A4638R, HD40A4639R: $V_{CC} = 4.5 \text{ V}$ to 6.0 V
HD407A4639R: $V_{CC} = 4.5 \text{ V}$ to 5.5 V
- Applies to HD404638R, HD404639R, HD40A4638R and HD40A4639R.
- Applies to HD407A4639R.

HD404639R Series

Serial Interface Timing Characteristics (HD404638R, HD404639R, HD40A4638R, HD40A4639R: $V_{CC} = 2.7$ to 6.0 V, $GND = 0$ V, $T_a = -20$ to $+75^\circ\text{C}$; HD407A4639R: $V_{CC} = 2.7$ to 5.5 V, $GND = 0$ V, $T_a = -20$ to $+75^\circ\text{C}$, unless otherwise specified)

During Transmit Clock Output

Item	Symbol	Pin(s)	Test Condition	Min	Typ	Max	Unit	Notes
Transmit clock cycle time	$t_{S_{cyc}}$	$\overline{SCK_1}, \overline{SCK_2}$	Load shown in figure 105	1	—	—	t_{cyc}	1
Transmit clock high width	$t_{S_{CKH}}$	$\overline{SCK_1}, \overline{SCK_2}$	Load shown in figure 105	0.5	—	—	$t_{S_{cyc}}$	1
Transmit clock low width	$t_{S_{CKL}}$	$\overline{SCK_1}, \overline{SCK_2}$	Load shown in figure 105	0.5	—	—	$t_{S_{cyc}}$	1
Transmit clock rise time	$t_{S_{CKr}}$	$\overline{SCK_1}, \overline{SCK_2}$	Load shown in figure 105	—	—	200	ns	1
Transmit clock fall time	$t_{S_{CKf}}$	$\overline{SCK_1}, \overline{SCK_2}$	Load shown in figure 105	—	—	200	ns	1
Serial output data delay time	$t_{D_{SO}}$	SO_1, SO_2	Load shown in figure 105	—	—	500	ns	1
Serial input data setup time	$t_{S_{SI}}$	SI_1, SI_2		300	—	—	ns	1
Serial input data hold time	$t_{H_{SI}}$	SI_1, SI_2		300	—	—	ns	1

HD404639R Series

During Transmit Clock Input

Item	Symbol	Pin(s)	Test Condition	Min	Typ	Max	Unit	Notes
Transmit clock cycle time	$t_{S_{cyc}}$	$\overline{SCK}_1, \overline{SCK}_2$		1	—	—	t_{cyc}	1
Transmit clock high width	t_{SCKH}	$\overline{SCK}_1, \overline{SCK}_2$		0.5	—	—	$t_{S_{cyc}}$	1
Transmit clock low width	t_{SCKL}	$\overline{SCK}_1, \overline{SCK}_2$		0.5	—	—	$t_{S_{cyc}}$	1
Transmit clock rise time	t_{SCKr}	$\overline{SCK}_1, \overline{SCK}_2$		—	—	200	ns	1
Transmit clock fall time	t_{SCKf}	$\overline{SCK}_1, \overline{SCK}_2$		—	—	200	ns	1
Serial output data delay time	t_{DSO}	SO_1, SO_2	Load shown in figure 105	—	—	500	ns	1
Serial input data setup time	t_{SSI}	SI_1, SI_2		300	—	—	ns	1
Serial input data hold time	t_{HSI}	SI_1, SI_2		300	—	—	ns	1

Note: 1. Refer to figure 104.




Figure 98 TONE Output Load Circuit




Figure 99 Distortion dB_{CR} Load Circuit




Figure 100 External Clock Timing




Figure 101 Interrupt Timing




Figure 102 Reset Timing

HD404639R Series




Figure 103 $\overline{\text{STOPC}}$ Timing




Figure 104 Serial Interface Timing




Figure 105 Timing Load Circuit


HITACHI

Notes on ROM Out

Please pay attention to the following items regarding ROM out.

On ROM out, fill the ROM area indicated below with 1s to create the same data size as a 16-kword version (HD404639R, HD40A4639R). A 16-kword data size is required to change ROM data to mask manufacturing data since the program used is for a 16-kword version.

This limitation applies when using an EPROM or a data base.



HD404639R Series

HD404638/HD404639/HD404638R/HD404639R/HD40A4638R/HD40A4639R Option List

Please check off the appropriate applications and enter the necessary information.

1. ROM Size

<input type="checkbox"/> Standard version : HD404638	ROM 8-kword
<input type="checkbox"/> Standard version : HD404638R	
<input type="checkbox"/> High-speed version : HD40A4638R	
<input type="checkbox"/> Standard version : HD404639	ROM 16-kword
<input type="checkbox"/> Standard version : HD404639R	
<input type="checkbox"/> High-speed version : HD40A4639R	

Date of order	/ /
Customer	
Department	
Name	
ROM code name	
LSI number	

2. Optional Functions

* <input type="checkbox"/> With 32-kHz CPU operation, with time-base for clock
* <input type="checkbox"/> Without 32-kHz CPU operation, with time-base for clock
* <input type="checkbox"/> Without 32-kHz CPU operation, without time-base

Note: * Options marked with an asterisk require a subsystem crystal oscillator (X1, X2).

3. ROM Code Media

Please specify the first type listed below (the upper bits and lower bits are mixed together) when using the EPROM on-package microcomputer type (including ZTAT™ version).

<input type="checkbox"/> EPROM: The upper bits and lower bits are mixed together. The upper five bits and lower five bits are programmed to the same EPROM in alternating order (i.e., LULULU...).
<input type="checkbox"/> EPROM: The upper bits and lower bits are separated. The upper bits and lower five bits are programmed to different EPROMs.

4. Oscillator for OSC1 and OSC2

<input type="checkbox"/> Ceramic oscillator	f =	MHz
<input type="checkbox"/> Crystal oscillator	f =	MHz
<input type="checkbox"/> External clock	f =	MHz

5. Stop Mode

<input type="checkbox"/> Used
<input type="checkbox"/> Not used

6. Package

<input checked="" type="checkbox"/> FP-80B
--

HITACHI

Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

HITACHI**Hitachi, Ltd.**

Semiconductor & Integrated Circuits.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL NorthAmerica : <http://semiconductor.hitachi.com/>
 Europe : <http://www.hitachi-eu.com/hel/ecg>
 Asia (Singapore) : <http://www.has.hitachi.com.sg/grp3/sicd/index.htm>
 Asia (Taiwan) : http://www.hitachi.com.tw/E/Product/SICD_Frame.htm
 Asia (HongKong) : <http://www.hitachi.com.hk/eng/bo/grp3/index.htm>
 Japan : <http://www.hitachi.co.jp/Sicd/indx.htm>

For further information write to:

Hitachi Semiconductor
(America) Inc.
179 East Tasman Drive,
San Jose, CA 95134
Tel: <1> (408) 433-1990
Fax: <1> (408) 433-0223

Hitachi Europe GmbH
Electronic components Group
Dornacher Straße 3
D-85622 Feldkirchen, Munich
Germany
Tel: <49> (89) 9 9180-0
Fax: <49> (89) 9 29 30 00

Hitachi Europe Ltd.
Electronic Components Group.
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA, United Kingdom
Tel: <44> (1628) 585000
Fax: <44> (1628) 778322

Hitachi Asia Pte. Ltd.
16 Collyer Quay #20-00
Hitachi Tower
Singapore 049318
Tel: 535-2100
Fax: 535-1533

Hitachi Asia Ltd.
Taipei Branch Office
3F, Hung Kuo Building, No.167,
Tun-Hwa North Road, Taipei (105)
Tel: <886> (2) 2718-3666
Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd.
Group III (Electronic Components)
7/F., North Tower, World Finance Centre,
Harbour City, Canton Road, Tsim Sha Tsui,
Kowloon, Hong Kong
Tel: <852> (2) 735 9218
Fax: <852> (2) 730 0281
Telex: 40815 HITEC HX

Copyright © Hitachi, Ltd., 1998. All rights reserved. Printed in Japan.