


# AS2916 Primary Side PWM Controller

#### DESCRIPTION

The AS2916 is a dual, full featured, pulse width modulation controller. The second controller is intended to run the auxiliary supply. Both controllers share common oscillator and power up logic. Based on an improved AS3842, the AS2916 provides additional features that reduce component count and improve specifications in a wide range of power supply designs. The added functionality also includes bulk voltage sensing, overvoltage input and soft start.

The PWM function is controlled by the current sense comparator for normal current mode control and a second comparator for voltage mode soft start. A buffered RAMP signal is available for slope compensation without loading the oscillator. The output stage is a high current totem pole output that sees only 140 ns delay from the PWM comparators.

The AS2916 requires less than 25  $\mu$ A of startup current. The undervoltage lockout (UVLO) thresholds are nominally 13.5 V for turn on and 7.5 V for turn off. The oscillator discharge current is trimmed to provide guaranteed duty cycle clamping. The AS2916 has a second low frequency oscillator, which frequency modulates the operating frequency of the PWM by 25 %, thus reducing EMI emissions..



#### PINOUT

### PIN FUNCTION DESCRIPTION

Pin Number	Function	Description
1	OUTB	This is the gate drive output for the Main FET. The totem pole output has equivalent of an extra 10 $\Omega$ resistor to limit the FET turn on speed and a pull down reisistor to ensure the FET gate is never open. No external circuitry except for the FET is expected on this pin. The largest FET expected to be driven is IRFBC40. If a larger power FET is used, a buffer might be required.
2	VCC	Positive supply for the IC. Absolute maximum rating is 20 V. The running voltage shall be provided by the Auxiliary convertor.
3	REG	Output of 5 V series regulator.
4	SNSB	This is the Main convertor current sense pin. An external RC filter from the Main power FET and slope compensation resistor from the RAMP pin is all the expected external circuitry.
5	СМРВ	This is the Main output control pin. An opto isolated control signal from the secondary side error amplifier is buffered and connected to the invert pin of the main output current mode comparator. A pull-up current of 1 mA is provided so the only external circuitry expected is a common emitter opto-isolator.
6	SS	This pin provides a 6 $\mu$ A current source to linearly charge an external capacitor. This pin is compared to the RAMP pin in the soft start comparator, terminating output pulses when RAMP goes above the SS voltage. While this pin is held low, the main output is inhibited.
7	RAMP	This pin is a level-shifted and buffered oscillator waveform, used to provide slope compensation for the Main and Auxiliary converters. The pin also serves as the non-inverting input of the soft-start comparator.
8	OSC	Oscillator frequency and maximum duty cycle are set by connecting a resistor ( $R_{T}$ ) to VREG and a capacitor ( $C_{T}$ ) to ground.
9	WBL	Provides an FM modulation of the oscillator, approximately $\pm$ 25 % deviation frequency, at a modulation rate set by an external cap at WBL. Shorting to GND eliminates modulation.
10	ON	This pin is used to remotely turn the main convertor ON/OFF either for normal user application or for protection.
11	ВОК	Bulk OK. This is a brownout protection feature. The pin monitors the bulk voltage through a resistor divider. When BOK exceeds 2.5 V a 50 $\mu$ A current is sourced from the pin for hysteresis. When the pin drops below 2.5 V the hysteresis is turned off and SS is pulled low, inhibiting the main output.
		The Auxiliary output is not tied to BOK and will run as long as there is sufficient bias voltage.
12	CMPA	This is the Auxiliary convertor error amplifier compensation pin or if secondary controller is desired, the Auxiliary control input pin. A simple capacitor to ground is the only circuitry expected.
		Note: There is no external connection for voltage feedback. Voltage sensing is provided internally in such way that VCC is not loaded until it reaches predefined threshold. If secondary control is required, it can be forced into the CMPA pin.
13	SNSA	This is the Auxiliary convertor current sense pin. An external RC filter from the Auxiliary power FET and slope compensation resistor from the RAMP pin is all the expected external circuitry.

Pin Number	Function	Description
14	OUTA	This is the gate drive output for the Auxiliary FET. The totem pole output has equivalent of an extra 33 $\Omega$ resistor to limit the FET turn on speed and a pull down reisistor to ensure the FET gate is never open. No external circuitry except for the FET is expected on this pin. The largest FET expected to be driven is IRF820. If a larger power FET is used, a buffer might be required.
15	GND	Signal ground.
16	PGND	Power ground.

#### ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
Reference Current	IREF	200	mA
Output Current	IOUT	1	А
Supply Voltage	VCC	20	V
Output Voltage	Vout	20	V
Continuous Power	PD	500	mW
Junction Temperature	Тј	150	°C
Storage Temperature	T <sub>STG</sub>	-60 to 150	°C
Lead Temperature (soldering, 10 seconds)	ΤL	300	°C

### ELECTRICAL CHARACTERISTICS

Electrical characteristics are guaranteed over the full junction temperature range (0-105 °C). Ambient temperature must be derated based upon power dissipation and package thermal characteristics. The conditions are: VCC = 15 V, BOK = 3 V, ON = 3 V, R<sub>T</sub> = 680  $\Omega$ , C<sub>T</sub> = 10 nF, and C<sub>WBL</sub>=2.2nF, unless otherwise stated. To override UVLO, VCC should be raised above UVLO<sub>high</sub> prior to test.

	Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
--	-----------	--------	----------------	-----	-----	-----	------

#### 5 V Regulator

Output Voltage	V <sub>REG</sub>	$I_{REG} = 1 \text{ mA}, \text{ T}_{J} = 25^{\circ} \text{ C}$	4.9	5.00	5.1	V
Line Regulation	PSRR	$12 \le V_{CC} \le 18 V$		5	15	mV
Load Regulation		$1 \le I_{REG} \le 20 mA$		5	15	mV
Temperature Stability	TC <sub>REG</sub>			0.2	0.4	mV/°C
Total Output Variation		Line, Load,Temperature	4.85		5.15	V
Long-Term Stability		Over 1,000 hrs at 25°C		5	25	mV
Output Noise Voltage	V <sub>NOISE</sub>	$10 \le f \le 100$ kHz, T <sub>J</sub> = $25^{\circ}$ C		50		μV
Maximum Source Current	I <sub>MAX</sub>	V <sub>REG</sub> = 4.8 V	30	120	180	mA

# Oscillator

Initial Frequency	Fosc	$T_{J}=25^{\circ} C, V_{WBL}=0 V$	117	132	143	kHz
Voltage Stability		$8.5 \leq VCC \leq 18 V$		0.2	1	%
Temperature Stability	тс <sub>f</sub>	$T_{MIN} \le T_J \le T_{MAX}$		5		%
Amplitude	Vosc	V <sub>OSC</sub> peak-to-peak		1.55		V
Upper Trip Point	V <sub>H</sub>	V <sub>WBL</sub> = 0 V		2.8		V
Lower Trip Point	VL	V <sub>WBL</sub> = 0 V		1.25		V
Discharge Current	IDSC	V <sub>OSC</sub> = 3 V	7.5	8.7	9.5	mA
Duty Cycle Limit		$R_T$ = 680 Ω, $C_T$ = 10 nF, T <sub>J</sub> = 25°	46	50	54	%
Over-Temperature Shutdown	T <sub>OT</sub>			140		ç

### Wobble Oscillator

Wobble rate	F <sub>WBL</sub>	2.2 nF WBL to GND	3.4	4.5	6.0	kHz
OSC Frequency Deviation	DEV	Change in main oscillator frequency	+30	+40	+50	kHz
Amplitude	V <sub>WBL</sub>	V <sub>WBL</sub> peak-to-peak		1.8		V
Upper Trip Point	V <sub>H</sub>			2.7		V
Lower Trip Point	VL			0.9		V
Charge Current	ICHRG	V <sub>WBL</sub> = 0.7 V	-25	-36	-50	μΑ
Discharge Current	IDSC	V <sub>WBL</sub> = 4.8 V	25	36	50	μΑ

# Auxiliary PWM Comparator Input (CMPA)

Regulation Voltage	VCC <sub>REG</sub>		13.4	14.5	15.7	V
Transconductance	Gm			1		mS
Output Sink Current	I <sub>CMPALow</sub>	VCC = 16V, V <sub>CMPA</sub> = 1.1V	2	6		mA
Output Source Current	I <sub>CMPAHigh</sub>	VCC = 12V, V <sub>CMPA</sub> = 5V	-0.5	-1.1		mA
Output Swing High	VCMPAHigh	VCC = 12V, I <sub>CMPA</sub> = 0.5mA	5.4	5.7		V
Output Swing Low	V <sub>CMPALow</sub>	VCC = 16V, I <sub>CMPA</sub> = 2mA		0.2	1.1	V

# Auxiliary Current Sense Comparator (SNSA)

Transfer Gain	A <sub>VSNSA</sub>	$-0.2 \le V_{SNSA} \le 0.8 V$		3.00		V/V
				4 5		V
CMPA Level Shift	V <sub>LS</sub>	V <sub>SNSA</sub> = 0V		1.5		V
Current Sense Threshold	V <sub>SNSA</sub>	V <sub>CMPA</sub> = 5V	0.95	1.05	1.15	V
Input Bias Current	I <sub>BIAS</sub>			-1	-10	μA
Propagation Delay to Output	tPD			80	150	ns

# Main PWM Comparator Input (CMPB)

Comp Source Current	I <sub>CMPB</sub>	$V_{CMPB} = 2.5V$	-1	-1.4		mA
Comp Source Impedance	Z <sub>CMPB</sub>		10	15	20	kΩ
Comp Swing High	VCMPBHigh		5.4	5.6		V

### Main Current Sense Comparator (SNSB)

Transfer Gain	A <sub>VSNSB</sub>	$-0.2 \leq V_{SNSB} \leq 0.8 \text{ V}$		3.00		V/V
CMPB Level Shift	V <sub>LS</sub>	V <sub>SNSB</sub> = 0V		1.5		V
Current Sense Threshold	V <sub>SNSB</sub>	V <sub>CMPB</sub> = 5V	0.95	1.05	1.15	V
Input Bias Current	I <sub>BIAS</sub>			-1	-10	μΑ
Propagation Delay to Output	<sup>t</sup> PD			80	150	ns

# Soft Start Comparator

SS charge current	I <sub>Charge</sub> SS	$V_{SS} \leq V_{RAMP}$	-4	-6	-10	μΑ
SS discharge current	I <sub>Dsc SS</sub>	V <sub>SS</sub> =1 V <sub>,</sub> V <sub>ON</sub> < 1.5 V	2	10		mA
SS Lower Clamp	V <sub>SS low</sub>			0.05	0.2	V
Propagation Delay to Output	t <sub>PB</sub>			50	100	ns
RAMP High Level	V <sub>RAMPH</sub>	$T_J = 25^{\circ}C$	2.0	2.15	2.3	V
RAMP Low Level	V <sub>RAMPL</sub>	$T_J = 25^{\circ}C$	0.45	0.6	0.75	V
RAMP Levels T <sub>c</sub>		Note: RAMP waveform is same as OSC waveform, but level shifted down one diode drop		-2		mV/°C
RAMP Sink Current	IRAMPL	$T_J = 25^{\circ}C$	0.1	0.2		mA
RAMP Source Current	IRAMPH	$T_J = 25^{\circ}C$	-2	-10		mA

# Main Output

Output Low Level	VOUTBL	I <sub>SINK</sub> = 10 mA		0.1	0.4	V
Output Low Level	VOUTBL	I <sub>SINK</sub> = 150 mA		1.5	2.2	V
Output High Level	V <sub>OUTBH</sub>	I <sub>SOURCE</sub> = 10 mA, VCC= 15V	12	13		V
Output High Level	VOUTBH	I <sub>SOURCE</sub> = 150 mA, VCC = 15V	10	10.7		V
On Resistance High				10		Ω
Rise Time	t <sub>R</sub>	C <sub>L</sub> = 1.3nF, 10%-90%		50	150	ns
Fall Time	tF	C <sub>L</sub> = 1.3nF, 90%-10%		50	150	ns
Output Impedance to GND in UVLO State	Z <sub>OUT</sub>	VCC = 6 V		20		kΩ

# Auxiliary Output

Output Low Level	VOUTBL	I <sub>SINK</sub> = 10 mA		0.1	0.4	V
Output Low Level	VOUTBL	I <sub>SINK</sub> = 150 mA		1.5	2.2	V
Output High Level	V <sub>OUTBH</sub>	I <sub>SOURCE</sub> = 10 mA, VCC= 15V,	12	13		V
		V <sub>CMPA</sub> = 5V				
Output High Level	VOUTBH	I <sub>SOURCE</sub> = 110 mA, VCC =15V,	7	8		V
		V <sub>CMPA</sub> = 5V				
On Resistance High				33		Ω
Rise Time	t <sub>R</sub>	C <sub>L</sub> = 350 pF, 10%-90%		70	150	ns
Fall Time	tF	C <sub>L</sub> = 350 pF, 90%-10%		50	150	ns
Output Impedance to GND in UVLO State	Z <sub>OUT</sub>	VCC = 6 V		20		kΩ

# Under-Voltage Lockout

Start-up Threshold	VCC (ON)		12.4	13.5	14.7	V
Stop Threshold	VCC (OFF)		7	7.5	8	V
Start-up Current	ΩI			0.1	25	μΑ
Operating Supply Current	١œ	VCC = 15 V		18	25	mA

# Housekeeping

BOK UV threshold	VBOK UV	T <sub>J</sub> = 25° C	2.50	2.537	2.575	V
BOK UV Hysteresis Current	IHYST BOK	V <sub>BOK</sub> = 2.6 V	42	50	58	μA
BOK Input Bias Current	I <sub>BOK</sub>	V <sub>BOK</sub> = 2.4 V		-0.1	-1	μΑ
ON Threshold	V <sub>ON</sub>		2.35	2.5	2.65	V
ON Hysteresis	$\Delta V_{ON}$		-0.7	-0.9	-1.1	V
ON Bias Current	I <sub>BIAS</sub> ON	V <sub>ON</sub> = 2.3 V		-0.5	-10	μΑ

