## Advance intormation



AS7C3512K16F 4S7C3512K18F


3 3V 512K×16/16 pipeline burst synchronous SRAN

#### **Features**

- Organization: 524,288 words × 16 or 18 bits
- Fast clock speeds to 166 MHz in LVTTL/LVCMOS
- Fast clock to data access: 3.5/3.8/4/5 ns
- Fast OE access time: 3.5/3.5/3.8/4 ns
- Fully synchronous register-to-register operation
- Single register 'flow-through' mode
- Single cycle de-select
- Pentium® compatible architecture and timing
- Synchronous and asynchronous output enable control

- Multiple packaging options
- Economical 100-pin TQFP package
- Chip-scale fBGA package for smallest footprint
- · Byte write enables
- Clock enable for operation hold
- Multiple chip enables for easy expansion
- 3.3 core power supply
- $\bullet$  2.5V or 3.3V I/O operation with separate  $V_{DDO}$
- Automatic power down: 10 mW typical standby power

## Logic block diagram



# Pin arrangement

For information on the pin arrangement for the TQFP package, refer to the section entitled "Pin arrangement for TQFP (top view)" on page 3.

For information on the pin arrangement for the chip-scale fBGA package, refer to the section entitled "Pin arrangement for chip-scale fBGA (top view)" on page page 3.

## Selection guide

	7C3512K18-3.5	7C3512K18-3.8	7C3512K18-4	7C3512K18-5	Units
Minimum cycle time	6	6.7	7.5	10	ns
Maximum pipelined clock frequency	166.7	150	133.3	100	MHz
Maximum pipelined clock access time	3.5	3.8	4	5	ns
Maximum operating current	350	325	300	250	mA
Maximum standby current	60	60	60	60	mA
Maximum CMOS standby current (DC)	5	5	5	5	mA



## Functional description

The AS7C3512K18P family is a high performance CMOS 8 Mbit synchronous Static Random Access Memory (SRAM) organized as 524,288 words  $\times$  16 or 18 bits and incorporates a two stage register-register pipeline for highest frequency on any given technology. This architecture is suited for ASIC, DSP (TMS320C6X), and PowerPC based systems in computing, datacomm, instrumentation, and telecommunications systems.

Fast cycle times of 6/6.7/7.5/10 ns with clock access times (t<sub>CD</sub>) of 3.5/3.5/3.8/4 ns enable 167, 150, 133 and 100 MHz bus frequencies. Three chip enable inputs permit easy memory expansion. Burst operation is initiated in one of two ways: the controller address strobe (ADSP), or the processor address strobe (ADSP). The burst advance pin (ADV) allows subsequent internally generated burst addresses.

Read cycles are initiated with ADSP (regardless of WE and ADSC) using the new external address clocked into the on-chip address register when ADSP is sampled Low, the chip enables are sampled active, and the output buffer is enabled with OE. In a read operation the data accessed by the current address, registered in the address registers by the positive edge of CLK, are carried to the data-out registers and driven on the output pins on the next positive edge of CLK. ADV is ignored on the clock edge that samples ADSP asserted, but is sampled on all subsequent clock edges. Address is incremented internally for the next access of the burst when WE is sampled High, ADV is sampled Low, and both address strobes are High. Burst operation is selectable with the MODE input. With MODE unconnected or driven High, burst operations use a Pentium count sequence. With MODE driven LOW the device uses a linear count sequence, suitable for PowerPC and many other applications.

Write cycles are performed by disabling the output buffers with  $\overline{OE}$  and asserting a write command. A global write enable  $\overline{GWE}$  writes all 18 bits regardless of the state of individual  $\overline{BW[a:b]}$  inputs. Alternately, when  $\overline{GWE}$  is High, one or more bytes may be written by asserting  $\overline{BWE}$  and the appropriate individual byte  $\overline{BW}$  signal(s).

 $\overline{BWn}$  is ignored on the clock edge that samples  $\overline{ADSP}$  Low, but is sampled on all subsequent clock edges. Output buffers are disabled when  $\overline{BWn}$  is sampled LOW (regardless of  $\overline{OE}$ ). Data is clocked into the data input register when  $\overline{BWn}$  is sampled Low. Address is incremented internally to the next burst of address if  $\overline{BWn}$  and  $\overline{ADV}$  are sampled Low.

Read or write cycles may also be initiated with ADSC instead of ADSP. The differences between cycles initiated with ADSC and ADSP follow.

- ADSP must be sampled HIGH when ADSC is sampled LOW to initiate a cycle with ADSC.
- WE signals are sampled on the clock edge that samples ADSC LOW (and ADSP High).
- Master chip select CEO blocks ADSP, but not ADSC.

The AS7C3512K18P family operates from a 3.3V supply 1/O's use a separate power supply that can operate at 2.5V or 3.3V. This device is available in a 100-pin  $14\times20$  mm TQFP and 119 ball fine-pitch Ball-Grid-Array (fBGA) packaging.

## Capacitance 1

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	C <sub>IN</sub>	Address and control pins	$V_{in} = 0V$	5	pF
I/O capacitance	C <sub>I/O</sub>	I/O pins	$V_{in} = V_{out} = 0V$	7	рF

### Write enable truth table (per byte)

CWE	BWE	BW11	WRITEn
L	X	X	T
X	L	L	Т
Н	Н	X	F
Н	L	Н	F <sup>†</sup>


Key: X = Don't Care, L = Low, H = High.

<sup>†</sup> Valid read.



# Pin arrangement for TQFP (top view)

# Pin arrangement for chip-scale fBGA (top view)



Note: Pins 24, 74 are NC for ×16.

	1	2	3	4	5	6	7
A	Vddq	Α	A	adsp	A	A	Vddq
В	nc	CE1	A	adsc	A	A	nc
С	nc	A	А	Vdd	A	A	nc
D	DQь	nc	Vss	nc	Vss	DQРь	nc
E	nc	DQь	Vss	CEO	Vss	nc	DQa
F	Vddq	nc	Vss	Œ	Vss	DQa	Vddq
G	nc	DQь	вмь	ADV	Vss	nc	DQa
Н	DQь	nc	Vss	GWE	Vss	DQa	nc
}	Vddq	Vdd	nc	Vdd	nc	Vdd	Vddq
K	nc	DQь	Vss	Clk	Vss	nc	DQa
L	DQь	nc	Vss	nc	BWa	DQa	nc
M	Vddq	DQь	Vss	BWE	Vss	nc	Vddq
N	DQь	ne	Vss	A	Vss	nc	nc
P	nc	DQPd	Vss	A	Vss	nc	DQa
R	nc	A	TRO	Vdd	FT	Α	nc
T	nc	A	A	nc	A	Α	ZZ
U	Vddq	nc	ne	nc	nc	nc	Vddq

Note: Pins 2D, 6D are NC for  $\times 16$ .

# Signal descriptions

•		<b>,</b>	
Signal	1/0	Properties	Description
CLK	I	CLOCK	Clock. All inputs except $\overline{OE}$ are synchronous to this clock.
A0-A18	I	SYNC	Address. Sampled when all chip enables are active and ADSC or ADSP are asserted.
DQ[a,b]	I/O	SYNC	Data. Driven as output when the chip is enabled and $\overline{OE}$ is active.
CE0	I	SYNC	Master chip enable. Sampled on clock edges when $\overline{ADSP}$ or $\overline{ADSC}$ is active. When $\overline{CE0}$ is inactive, $\overline{ADSP}$ is blocked. Refer to the SYNCHRONOUS TRUTH TABLE for more information.
CE1, CE2	J	SYNC	Synchronous chip enables. Active HIGH and active Low, respectively. Sampled on clock edges when $\overline{ADSC}$ is active or when $\overline{CE1}$ and $\overline{ADSP}$ are active.
ADSP	I	SYNC	Address strobe (processor). Asserted LOW to load a new address or to enter standby mode.
ADSC	I	SYNC	Address strobe (controller). Asserted LOW to load a new address or to enter standby mode.
ADV	I	SYNC	Burst advance. Asserted LOW to continue burst read/write.
GWE	I	SYNC default = HIGH	Global write enable. Asserted LOW to write all 18 bits. When High, BWE and WEO-WE3 control write enable. This signal is internally pulled High.
BWE	[	SYNC default = LOW	Byte write enable. Asserted LOW with $\overline{\text{GWE}}$ = HIGH to enable effect of $\overline{\text{WE0}}$ - $\overline{\text{WE3}}$ inputs. This signal is internally pulled Low.
BW[a,b]	Į.	SYNC	Write enables. Used to control write of individual bytes when $\overline{GWE} = HIGH$ and $\overline{BWE} = Low$ . If either of $\overline{BW[a:b]}$ is active with $\overline{GWE} = HIGH$ and $\overline{BWE} = LOW$ , the cycle is a write cycle. If both $\overline{BW[a:b]}$ are inactive, the cycle is a read cycle.
ŌĒ	ı	ASYNC	Asynchronous output enable. I/O pins are driven when $\overline{OE}$ is active and the chip is synchronously enabled.
LBO	I	STATIC default = HIGH	Count mode. When driven High, count sequence follows Intel XOR convention. When driven Low, count sequence follows linear convention. This signal is internally pulled High. 18
FT	1	STATIC	Flow-through mode. When low, enables single register flow-through mode. Connect to $V_{\rm DD}$ if unused or for pipelined operation.
ZZ	I	ASYNC	Sleep. Places device in low power mode; data is retained. Connect to GND if unused.



Parameter	Symbol	Min	Max	Unit
Power supply voltage relative to GND	$V_{\mathrm{DD}} \ V_{\mathrm{DDQ}}$	-0.5	+4.6	V
Input voltage relative to GND (input pins)	V <sub>IN</sub>	-0.5	+4.6	V
Input voltage relative to GND (I/O pins)	V <sub>IN</sub>	-0.5	$V_{\rm DDQ} + 0.5$	V
Power dissipation	$P_{D}$	_	1.3	W
DC output current	l <sub>out</sub>	-	30	mA
Storage temperature (plastic)	$T_{stg}$	-65	+150	°C
Temperature under bias	T <sub>bias</sub>	-65	+135	°C

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect reliability.

# Synchronous truth table

CEO	CE1	CE2	ADSP	ADSC	ADV	WRITEn <sup>†</sup>	ŌE	Address accessed	CLK	Operation
Н	Χ	X	X	L	Х	Х	Χ	NA	L to H	Deselect
L	L	Χ	L	Χ	Χ	X	Χ	NA	L to H	Deselect
L	L	Χ	Н	L	Χ	X	Χ	NA	L to H	Deselect
L	Χ	Н	L	Χ	Χ	Х	X	NA	L to H	Deselect
L	X	Н	Н	L	Χ	Х	Χ	NA	L to H	Deselect
L	Н	L	L	Χ	Χ	F	L	External	L to H	Begin read
L	Н	L	L	Х	Χ	F	Н	External	L to H	Begin read
L	Н	L	Н	L	X	F	L	External	L to H	Begin read
L	Н	L	Н	L	X	F	Н	External	L to H	Begin read
Χ	Χ	X	Н	Н	L	F	L	Next	L to H	Cont. read
Χ	Χ	Χ	Н	Н	L	F	Н	Next	L to H	Cont. read
X	X	X	Н	Н	Н	F	L	Current	L to H	Süspend read
X	Χ	X	Н	Н	Н	F	Н	Current	L to H	Suspend read
H	X	X	X	Н	L	F	L	Next	L to H	Cont. read
Н	X	X	X	Н	L	F	Н	Next	L to H	Cont. read
H	X	X	X	Н	Н	F	L	Current	L to H	Suspend read
Н	X	X	X	Н	Н	F	Н	Current	L to H	Suspend read
L	Н	L	Н	L	X	T	Χ	External	L to H	Begin write
X	Χ	X	Н	Н	L	T	Χ	Next	L to H	Cont. write
Н	Χ	X	X	Н	L	T	Χ	Next	L to H	Cont. write
Χ	X	X	Н	H.	Н	T	Н	Current	L to H	Suspend write
Н	X	X	X	Н	Н	T	Н	Current	L to H	Suspend write

Key: X = Don't Care, L = Low, H = High.

<sup>&</sup>lt;sup>†</sup>See Write enable truth table for more information.



Parameter		Symbol	Min	Nominal	Max	Unit
Sla		$V_{\mathrm{DD}}$	3.0	3.3	3.6	V
Supply voltage		GND	0.0	0.0	0.0	V
I/O supply voltage		$V_{\mathrm{DDQ}}$	2.375	2.5 or 3.3	3.6	V
		GND <sub>Q</sub>	0.0	0.0	0.0	V
	Address and	$V_{\mathrm{IH}}$	2.0		4.5	V
I	control pins	$V_{\rm IL}$	-0.5*		0.8	V
Input voltages	1/0-:	V <sub>IH</sub>	2.0	-	V <sub>DDQ</sub> + 0.3	V
	I/O pins	$\overline{v_{\mathtt{IL}}}$	-0.5*		0.8 <sup>†</sup>	V
Ambient operating	temperature	T <sub>A</sub>	0	-41	70	C

<sup>\*</sup>  $V_{IL}$  min = -2.0V for pulse width less than 0.2 x t<sub>RC</sub>. † For 2.5V V<sub>DDQ</sub> operation,  $V_{IL}$  = 0.7V max.

# DC electrical characteristics over operating range

			-3	5.5	-3	8.8	-	4		5	
Parameter	Symbol	Test conditions	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Input leakage current	I <sub>LI</sub>	$V_{DD} = Max$ , $V_{in} = GND$ to $V_{DD}$	-	2		2	-	2	Aust	2	μΑ
Output leakage current	I <sub>LO</sub>	$\overrightarrow{OE} \ge V_{IH}, V_{DD} = Max,$ $V_{out} = GND \text{ to } V_{DD}$	-	2	_	2		2	-	2	μΑ
Operating power supply current	I <sub>CC</sub>	$\overline{CE} = V_{IL}$ , $\overline{CE} = V_{IH}$ , $\overline{CE} = V_{IL}$ , $f = f_{max}$ , $I_{out} = 0$ mA		350		325	-	300	-	250	mA
C+	$I_{SB}$	Deselected, $f = f_{max}$		60		60		60		60	mA
Standby power supply current	$I_{SB1}$	Deselected, $f = 0$ , all $V_{IN} \le 0.2V$ or $\ge V_{DD} - 0.2V$	_	5	_	5	~-	5		5	mA
Output valtage	$v_{OL}$	$I_{OL} = 8 \text{ mA}, V_{DDO} = 3.6 \text{V}$		0.4	_	0.4		0.4	-	0.4	V
Output voltage	$V_{OH}$	$I_{OH} = -8 \text{ mA}, V_{DDO} = 3.0 \text{V}$	2.4		2.4	***	2.4		2.4	-	V




# Timing characteristics over operating range

,	Ū	-3	1.5	-3	3.8	-	4	-5			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Clock frequency	F <sub>MAX</sub>	-	166	,	150	-	133	-	100	MHz	1
Cycle time (pipelined mode)	tCYC	6	-	6.6	-	7.5	-	10	-	ns	
Cycle time (flow-through mode)	t <sub>CYCF</sub>	7.5	-	10	_	12	_	15	~	ns	
Clock access time (pipelined mode)	t <sub>CD</sub>	-	3.5	-	3.8	-	4	-	5	ns	
Clock access time (flow-through mode)	t <sub>CDF</sub>	-	6	•	6.6	-	7.5	-	10	ns	
Output enable Low to data valid	t <sub>OE</sub>	-	3.5	-	3.5	-	3.8	-	4	ns	
Clock High to output Low Z	tLZC	0	-	0	-	0	-	0 .		ns	8
Data output hold from clock High	t <sub>OH</sub>	1.5	-	1.5	_	1.5	-	2	-	ns	8
Output enable Low to output Low Z	t <sub>LZOE</sub>	1		1	-	1.5	-	2 .	-	ns	8
Output enable High to output High Z	t <sub>HZOE</sub>	-	3	-	3.5	-	4	-	4	ns	8
Clock High to output High Z	tHZC	-	2.5		3	-	3.5	-	3.5	ns	8
Clock High to output High Z	tHZCN	-	1.5		1.5	-	2	-	2.5	ns	1,9
Clock High pulse width	<sup>t</sup> CH	2.4	-	2.6	-	2.8	-	3	_	ns	
Clock Low pulse width	<sup>t</sup> CL	2.4	-	2.6	-	2.8	-	3	-	ns	
Address and Control setup to clock High	t <sub>AS</sub>	1	-	1.3	~	1.5	-	1.5	-	ns	
Data setup to clock High	t <sub>DS</sub>	1	-	1.3	-	1.5	-	1.5	-	ns	
Write setup to clock High	t <sub>WS</sub>	1	-	1.3		1.5	-	1.5	-	ns	
Chip select setup to clock High	tCSS	1	-	1:3	-	1.5	-	1.5	_	ns	
Address hold from clock High	t <sub>AH</sub>	0.5	-	0.5	-	0.5	-	0.5		ns	
Data hold from clock High	t <sub>DH</sub>	0.5	-	0.5	-	0.5	-	0.5		ns	
Write hold from clock High	t <sub>WH</sub>	0.5	-	0.5		0.5	-	0.5		ns	
Chip select hold from clock High	t <sub>CSH</sub>	0.5	-	0.5		0.5	-	0.5	-	ns	
Output rise time (0 pF load)	t <sub>R</sub>	1.5	-	1.5		1.5	-	1.5	-	V/ns	1
Output fall time (0 pF load)	t <sub>F</sub>	1.5	_	1.5		1.5	-	1.5	-	V/ns	1

See "Notes" on page 10.






Note:  $\Theta = XOR$  when MODE = High/No Connect;  $\Theta = ADD$  when MODE = Low. WE[0:3] is don't care.




Timing waveform of write cycle



Note:  $\oplus$  = XOR when MODE = High/No Connect;  $\oplus$  = ADD when MODE = Low.



Timing waveform of read/write cycle



Note:  $\oplus$  = XOR when MODE = High/No Connect;  $\oplus$  = ADD when MODE = Low.



#### Notes

- 1 This parameter is guaranteed but not tested.
- 2 For test conditions, see AC Test Conditions, Figures A. B. C.
- 3 This parameter is sampled and not 100% tested.
- 4 This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK. All other synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of CLK when chip is enabled.
- 5 Typical values measured at 3.3V, 25 °C and 10 ns cycle time.
- $6~~I_{\rm CC}$  given with no output loading,  $I_{\rm CC}$  increases with faster cycle times and greater output loading.
- 7 Transitions are measured  $\pm 500$  mV from steady state voltage. Output loading specified with  $C_L=5$  pF as in Figure C.
- 8  $t_{HZOE}$  is less than  $t_{LZOE}$ ; and  $t_{HZC}$  is less than  $t_{LZC}$  at any given temperature and voltage.
- $9-t_{\mbox{HZCN}}$  is a no load' parameter to indicate exactly when SRAM outputs have stopped driving.

### AC test conditions

- Output Load: see Figure B, except for t<sub>LZC</sub>, t<sub>LZOE</sub>, t<sub>HZOE</sub>, t<sub>HZO</sub> see Figure C.
- Input pulse level: GND to 3V. See Figure A.
- Input rise and fall time (Measured at 0.3V and 2.7V): 2 ns. See Figure A.
- Input and output timing reference levels: 1.5V.




Figure A: Input waveform




Figure B: Output load (A)




Figure C: Output load(B)

## AS7C3512K18P and AS7C3512K16P ordering information

			•		
Package	Width	166 MHz	150 MHz	133 MHz	100 MHz
TQFP	×16	AS7C3512K16P-3.5TQC	AS7C3512K16P-3.8TQC	AS7C3512K16P-4TQC	AS7C3512K16P-5TQC
TQFP	×18	AS7C3512K18P-3.5TQC	AS7C3512K18P-3.8TQC	AS7C3512K18P-4TQC	AS7C3512K18P-5TQC
fBGA	×16	AS7C3512K16P-3.5BC	AS7C3512K16P-3.8BC	AS7C3512K16P-4BC	AS7C3512K16P-5BC
fBGA	×18	AS7C3512K18P-3.5BC	AS7C3512K18P-3.8BC	AS7C3512K18P-4BC	AS7C3512K18P-5BC

## AS7C3512K18P and AS7C3512K16P part numbering system

AS7C	3	512 <b>K</b> 18	Z	-XX	XX	С
SRAM prefix	Operating voltage	Part number, organization	Timing Z=ZBT timing P=PBSRAM	Access time (ns)	Package: TQ = TQFP B = fBGA	Commercial temperature, $0~\mathrm{C}$ to $70~\mathrm{C}$

ZBT is a trademark of Integrated Device Technology. Inc.

Pentium is a trademark of Intel Corporation.