



# M8748H

## HMOS\*-E SINGLE-COMPONENT 8-BIT MICROCOMPUTER

Military

- 11 MHz Operations
- High Performance HMOS-E
- Interval Timer/Event Counter
- Two Single Level Interrupts
- Single 5-Volt Supply
- Over 96 Instructions; 90% Single Byte
- 1K x 8 EPROM
- 64 x 8 RAM
- Compatible with M8080/M8085 Peripherals
- Easily Expandable Memory and I/O
- Min. 1.36  $\mu$ s Instruction Cycle All Instructions 1 or 2 Cycles
- Military Temperature Range: -55°C to +125°C (T<sub>C</sub>)

The Intel M8748H is a totally self-sufficient, 8-bit parallel computer fabricated on a single silicon chip using Intel's advanced N-channel silicon gate HMOS-E process.

The device contains 27 I/O lines, an 8-bit timer/counter, on-chip RAM and on-board oscillator/clock circuits. For systems that require extra capability, the device can be expanded using MCS\*-80/MCS-85 peripherals.

This microcomputer is designed to be an efficient controller as well as an arithmetic processor. It has extensive bit handling capability as well as facilities for both binary and BCD arithmetic. Efficient use of program memory results from an instruction set consisting mostly of single byte instructions and no instructions over 2 bytes in length.

\*HMOS is a patented process of Intel Corporation.




Figure 1.  
Block Diagram




Figure 2.  
Logic Symbol




Figure 3.  
Pin Configuration



Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied. Information contained herein supersedes previously published specifications on these devices from Intel.  
 © INTEL CORPORATION, 1983 November 1988 Order Number: 210901-004

Table 1. Pin Description

Symbol	Pin No.	Function
V <sub>SS</sub>	20	Circuit GND potential
V <sub>DD</sub>	26	+ 5V during normal operation. Programming power supply (+ 21V).
V <sub>CC</sub>	40	Main power supply, + 5V during operation and programming.
PROG	25	Output strobe for M8243 I/O expander. Program pulse (+ 18V) input pin during programming.
P10–P17 Port 1	27–34	8-bit quasi-bidirectional port.
P20–P23 P24–P27 Port 2	21–24 35–38	8-bit quasi-bidirectional port. P20-P23 contain the four high order program counter bits during an external program memory fetch and serve as a 4-bit I/O expander bus for M8243.
DB0–DB7 BUS	12–19	True bidirectional port which can be written or read synchronously using the RD, WR, strobes. The port can also be statically latched. Contains the 8 low order program counter bits during an external program memory fetch, and receives the addressed instruction under the control of PSEN. Also contains the address and data during an external RAM data store instruction, under control of ALE, RD, and WR.
T0	1	Input pin testable using the conditional transfer instructions JT0 and JNT0. T0 can be designated as a clock output using ENT0 CLK instruction. Used during programming.
T1	39	Input pin testable using the JT1, and JNT1 instructions. Can be designated the timer/counter input using the STRT CNT instruction.
INT	6	Interrupt input. Initiates an interrupt if interrupt is enabled. Interrupt is disabled after a reset. Also testable with conditional jump instruction. (Active low) interrupt must remain low for at least 3 machine cycles for proper operation.
RD	8	Output strobe activated during a BUS read. Can be used to enable data onto the bus from an external device. Used as a read strobe to external data memory. (Active low)
RESET	4	Input which is used to initialize the processor. (Active low) (Non TTL V <sub>IH</sub> ) Used during programming.
WR	10	Output strobe during a bus write. (Active low) Used as write strobe to external data memory.
ALE	11	Address latch enable. This signal occurs once during each cycle and is useful as a clock output. The negative edge of ALE strobes address into external data and program memory.
PSEN	9	Program store enable. This output occurs only during a fetch to external program memory. (Active low)
SS	5	Single step input can be used in conjunction with ALE to "single step" the processor through each instruction.
EA	7	External access input which forces all program memory fetches to reference external memory. Useful for emulation and debug. (Active high) Used during (18V) programming.
XTAL1	2	One side of crystal input for internal oscillator. Also input for external source. (Non TTL V <sub>IH</sub> )
XTAL2	3	Other side of crystal input.

Table 2. Instruction Set

ACCUMULATOR			
Mnemonic	Description	Bytes	Cycles
ADD A, R	Add register to A	1	1
ADD A, @R	Add data memory to A	1	1
ADD A, # data	Add immediate to A	2	2
ADDC A, R	Add register with carry	1	1
ADD A, @R	Add data memory with carry	1	1
ADDC A, # data	Add immediate with carry	2	2
ANL A, R	And register to A	1	1
ANL A, @R	And data memory to A	1	1
ANL A, # data	And immediate to A	2	2
ORL A, R	Or register to A	1	1
ORL A, @R	Or data memory to A	1	1
ORL A, # data	Or immediate to A	2	2
XRL A, R	Exclusive or register to A	1	1
XRL A, @R	Exclusive or data memory to A	1	1
XRL A, # data	Exclusive or immediate to A	2	2
INCA	Increment A	1	1
DECA	Decrement A	1	1
CLR A	Clear A	1	1
CPL A	Complement A	1	1
DA A	Decimal adjust A	1	1
SWAP A	Swap nibbles of A	1	1
RL A	Rotate A left	1	1
RLC A	Rotate A left through carry	1	1
RR A	Rotate A right	1	1
RRC A	Rotate A right through carry	1	1
INPUT/OUTPUT			
Mnemonic	Description	Bytes	Cycles
IN A, P	Input port to A	1	2
OUTL P, A	Output A to port	1	2
ANL P, # data	And immediate to port	2	2
ORL P, # data	Or immediate to port	2	2
INS A, BUS	Input BUS to A	1	2
OUTL BUS, A	Output A to BUS	1	2
ANL BUS, # data	And immediate to BUS	2	2
ORL BUS, # data	Or immediate to BUS	2	2
MOVD A, P	Input expander port to A	1	2
MOVD P, A	Output A to expander port	1	2
ANLD P, A	And A to expander port	1	2
ORLD P, A	Or A to expander port	1	2
REGISTERS			
Mnemonic	Description	Bytes	Cycles
INC R	Increment register	1	1
INC @R	Increment data memory	1	1
REGISTERS			
Mnemonic	Description	Bytes	Cycles
DEC R	Decrement register	1	1
BRANCH			
Mnemonic	Description	Bytes	Cycles
JMP addr	Jump unconditional	2	2
JMPP @A	Jump indirect	1	2
DJNZ R, addr	Decrement register and skip	2	2
JC addr	Jump on carry = 1	2	2
JNC addr	Jump on carry = 0	2	2
JZ addr	Jump on A zero	2	2
JNZ addr	Jump on A not zero	2	2
JTO addr	Jump on TO = 1	2	2
JNT0 addr	Jump on TO = 0	2	2
JT1 addr	Jump on T1 = 1	2	2
JNT1 addr	Jump on T1 = 0	2	2
JF0 addr	Jump on F0 = 1	2	2
JF1 addr	Jump on F1 = 1	2	2
JTF addr	Jump on timer flag	2	2
JHI addr	Jump on INT = 0	2	2
JBb addr	Jump on accumulator bit	2	2
SUBROUTINE			
Mnemonic	Description	Bytes	Cycles
CALL addr	Jump to subroutine	2	2
RET	Return	1	2
RETR	Return and restore status	1	2
FLAGS			
Mnemonic	Description	Bytes	Cycles
CLR C	Clear carry	1	1
CPL C	Complement carry	1	1
CLR F0	Clear flag 0	1	1
CPL F0	Complement flag 0	1	1
CLR F1	Clear flag 1	1	1
CPL F1	Complement flag 1	1	1
TIMER/COUNTER			
Mnemonic	Description	Bytes	Cycles
MOV A, T	Read timer/counter	1	1
MOV T, A	Load timer/counter	1	1
STRT T	Start timer	1	1
STRT CNT	Start counter	1	1
STOP TCNT	Stop timer/counter	1	1
ENTCNTI	Enable timer/counter interrupt	1	1
DIS TCNTI	Disable timer/counter interrupt	1	1
DATA MOVES			
Mnemonic	Description	Bytes	Cycles
MOV A, R	Move register to A	1	1
MOV A, @R	Move data memory to A	1	1
MOV A, # data	Move immediate to A	2	2
MOV R, A	Move A to register	1	1

Table 2. Instruction Set (Continued)

DATA MOVES (Continued)			
Mnemonic	Description	Bytes	Cycles
MOV @R, A	Move A to data memory	1	1
MOV R, # data	Move immediate to register	2	2
MOV @R, # data	Move immediate to data memory	2	2
MOV A, PSW	Move PSW to A	1	1
MOV PSW, A	Move A to PSW	1	1
XCH A, R	Exchange A and register	1	1
XCH A, @R	Exchange A and data memory	1	1
XCHD A, @R	Exchange nibble of A and register	1	1
MOVX A, @R	Move external data memory to A	1	2
MOVX @R, A	Move A to external data memory	1	2

DATA MOVES (Continued)			
Mnemonic	Description	Bytes	Cycles
MOVP A, @A	Move to A from current page	1	2
MOVP3 A, @A	Move to A from page 3	1	2
CONTROL			
Mnemonic	Description	Bytes	Cycles
ENI	Enable external interrupt	1	1
DISI	Disable external interrupt	1	1
SEL RB0	Select register bank 0	1	1
SEL RB1	Select register bank 1	1	1
SEL MB0	Select memory bank 0	1	1
SEL MB1	Select memory bank 1	1	1
ENT0 CLK	Enable clock output on T0	1	1
NOP	No operation	1	1

**ABSOLUTE MAXIMUM RATINGS\***

Case Temperature Under Bias . . . . . -55°C to +125°C  
 Storage Temperature . . . . . -65°C to +150°C  
 Voltage On Any Pin With  
 Respect to Ground . . . . . -0.5V to +7V  
 Power Dissipation . . . . . 1.0W

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

**Operating Conditions**

Symbol	Description	Min	Max	Units
T <sub>C</sub>	Case Temperature (Instant On)	-55	+125	°C
V <sub>CC</sub>	Digital Supply Voltage	4.50	5.50	V

**D.C. CHARACTERISTICS** (Over Specified Operating Conditions)

Symbol	Parameter	Limits			Unit	Comments	Device
		Min	Typ	Max			
V <sub>IL</sub>	Input Low Voltage (All Except RESET, X1, X2)	-0.5		0.7	V		All
V <sub>IL1</sub>	Input Low Voltage (RESET, X1, X2)	-0.5		0.5	V		All
V <sub>IH</sub>	Input High Voltage (All Except XTAL1, XTAL2, RESET)	2.0		V <sub>CC</sub>	V		All
V <sub>IH1</sub>	Input High Voltage (X1, X2, RESET)	3.8		V <sub>CC</sub>	V		All
V <sub>OL</sub>	Output Low Voltage (BUS)			0.45	V	I <sub>OL</sub> = 2.0 mA	All
V <sub>OL1</sub>	Output Low Voltage (RD, WR, PSEN, ALE)			0.45	V	I <sub>OL</sub> = 1.8 mA	All
V <sub>OL2</sub>	Output Low Voltage (PROG)			0.45	V	I <sub>OL</sub> = 1.0 mA	All

**D.C. CHARACTERISTICS** (Continued)

Symbol	Parameter	Limits			Unit	Comments	Device
		Min	Typ	Max			
V <sub>OL3</sub>	Output Low Voltage (All Other Outputs)			0.45	V	I <sub>OL</sub> = 1.6 mA	All
V <sub>OH</sub>	Output High Voltage (BUS)	2.4			V	I <sub>OH</sub> = -400 μA	All
V <sub>OH1</sub>	Output High Voltage (RD, WR, PSEN, ALE)	2.4			V	I <sub>OH</sub> = -100 μA	All
V <sub>OH2</sub>	Output High Voltage (All Other Outputs)	2.4			V	I <sub>OH</sub> = -40 μA	All
I <sub>L1</sub>	Leakage Current (T1, INT)			± 10	μA	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	All
I <sub>LI1</sub>	Input Leakage Current (P10-P17, P20-P27, EA, SS)			-500	μA	V <sub>SS</sub> + 0.45 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	All
I <sub>LI2</sub>	Input Leakage Current RESET	-10		-300	μA	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ 3.8V	All
I <sub>LO</sub>	Leakage Current (BUS, T0) (High Impedance State)			± 10	μA	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	All
I <sub>DD</sub> + I <sub>CC</sub>	Total Supply Current <sup>(1)</sup>		80	140	mA		8748H
			95	155	mA		8749H

**NOTES:**

 1. I<sub>CC</sub> + I<sub>LO</sub> is measured with all outputs disconnected; SS, RESET, and INT equal to V<sub>CC</sub>; EA equal to V<sub>SS</sub>.

**A.C. CHARACTERISTICS** (Over Specified Operating Conditions)

Symbol	Parameter	f (t) (Note 3)	11 MHz		Unit	Conditions (Note 1)
			Min	Max		
t	Clock Period	1/xtal freq	90.9	333.3	ns	(Note 3)
t <sub>LL</sub>	ALE Pulse Width	3.5t - 170	150		ns	
t <sub>AL</sub>	Addr Setup to ALE	2t - 110	70		ns	(Note 2)
t <sub>LA</sub>	Addr Hold from ALE	t - 40	50		ns	
t <sub>CC1</sub>	Control Pulse Width (RD, WR)	7.5t - 200	480		ns	
t <sub>CC2</sub>	Control Pulse Width (PSEN)	6t - 200	350		ns	
t <sub>DW</sub>	Data Setup before WR	6.5t - 200	390		ns	
t <sub>WD</sub>	Data Hold after WR	t - 50	40		ns	
t <sub>DR</sub>	Data Hold (RD, PSEN)	1.5t - 30	0	110	ns	
t <sub>RD1</sub>	RD to Data In	6t - 170		375	ns	
t <sub>RD2</sub>	PSEN to Data In	4.5t - 170		240	ns	
t <sub>AW</sub>	Addr Setup to WR	5t - 150	300		ns	
t <sub>AD1</sub>	Addr Setup to Data (RD)	10.5t - 220		730	ns	
t <sub>AD2</sub>	Addr Setup to Data (PSEN)	7.5t - 200		460	ns	
t <sub>AFC1</sub>	Addr Float to RD, WR	2t - 40	140		ns	(Note 2)
t <sub>AFC2</sub>	Addr Float to PSEN	0.5t - 40	10		ns	(Note 2)
t <sub>LAFC1</sub>	ALE to Control (RD, WR)	3t - 75	200		ns	
t <sub>LAFC2</sub>	ALE to Control (PSEN)	1.5t - 75	60		ns	
t <sub>CA1</sub>	Control to ALE (RD, WR, PROG)	t - 40	50		ns	
t <sub>CA2</sub>	Control to ALE (PSEN)	4t - 40	320		ns	

**A.C. CHARACTERISTICS** (Continued)


Symbol	Parameter	f (t) (Note 3)	11 MHz		Unit	Conditions (Note 1)
			Min	Max		
t <sub>CP</sub>	Port Control Setup to PROG	1.5t - 80	50		ns	
t <sub>PC</sub>	Port Control Hold to PROG	4t - 260	100		ns	
t <sub>PR</sub>	PROG to P2 Input Valid	8.5t - 120		650	ns	
t <sub>PF</sub>	Input Data Hold from PROG	1.5t	0	140	ns	
t <sub>DP</sub>	Output Data Setup	6t - 290	250		ns	
t <sub>PD</sub>	Output Data Hold	1.5t - 90	40		ns	
t <sub>PP</sub>	PROG Pulse Width	10.5t - 250	700		ns	
t <sub>PL</sub>	Port 2 I/O Setup to ALE	4t - 200	160		ns	
t <sub>LP</sub>	Port 2 I/O Hold to ALE	1.5t - 120	15		ns	
t <sub>PV</sub>	Port Output from ALE	4.5t + 100		510	ns	
t <sub>OPRR</sub>	T0 Rep Rate	3t	270		ns	
t <sub>CY</sub>	Cycle Time	15t	1.36	5.0	μs	

**NOTES:**

- Control outputs: CL = 80 pF  
BUS Outputs CL = 150pF
- BUS High Impedance Load 20 pF


3. f(t) assumes 50% duty cycle on X1, X2. Max clock period is for a 3 MHz crystal input.

**WAVEFORMS**




WAVEFORMS (Continued)


PORT 1/PORT 2 TIMING



Crystal Oscillator Mode



Ceramic Resonator Mode




- C1 = 5 pF ± 1/2 pF + (STRAY < 5 pF)
- C2 = (CRYSTAL + STRAY) < 6 pF
- C3 = 20 pF ± 1 pF + (STRAY < 5 pF)

Crystal series resistance should be less than 30Ω at 11 MHz; less than 75Ω at 6 MHz; less than 180Ω at 3.6 MHz.

For XTAL1 and XTAL2 define 'high' as voltages above 1.6V and 'low' as voltages below 1.6V. The duty cycle requirements for externally driving XTAL1 and XTAL2 using the circuit shown above are as follows: XTAL1 must be high 35-65% of the period and XTAL2 must be high 36-65% of the period. Rise and fall times must be faster than 20 ns.

Driving From External Source



## PROGRAMMING, VERIFYING AND ERASING THE M8748H EPROM

### Programming Verification

In brief, the programming process consists of: activating the program mode, applying an address, latching the address, applying data, and applying a programming pulse. Each word is programmed completely before moving on to the next and is followed by a verification step. The following is a list of the pins used for programming and a description of their functions:

Pin	Function
XTAL1	Clock Input (3 to 4.0 MHz)
RESET	Initialization and Address Latching
TEST 0	Selection of Program or Verify Mode
EA	Activation of Program/Verify Modes
BUS	Address and Data Input Data Output During Verify
P20-P22	Address Input
V <sub>DD</sub>	Programming Power Supply
PROG	Program Pulse Input

#### WARNING:

An attempt to program a missocketed M8748H will result in severe damage to the part.

An indication of a properly socketed part is the appearance of the ALE clock output. The lack of this clock may be used to disable the programmer.

The Program/Verify sequence is:

1. V<sub>DD</sub> = 5V, Clock applied or internal oscillator operating. RESET = 0V, TEST 0 = 5V, EA = 5V, BUS and PROG floating. P10 and P11 must be tied to ground.
2. Insert M8748H in programming socket.
3. TEST 0 = 0V (select program mode)
4. EA = 18V (activate program mode)
5. Address applied to BUS and P20-22
6. RESET = 5V (latch address)
7. Data applied to BUS
8. V<sub>DD</sub> = 21V (programming power)
9. PROG = V<sub>CC</sub> or float followed by one 50 ms pulse to 18V
10. V<sub>DD</sub> = 5V
11. TEST 0 = 5V (verify mode)
12. Read and verify data on BUS
13. TEST 0 = 0V
14. RESET = 0V and repeat from step 5
15. Programmer should be at conditions of step 1 when M8748H is removed from socket.

### A.C. TIMING SPECIFICATION FOR PROGRAMMING M8748H

T<sub>C</sub> = 25°C ± 5°C; V<sub>CC</sub> = 5V ± 5%; V<sub>DD</sub> = 21 ± 0.5V

Symbol	Parameter	Min	Max	Unit	Test Conditions
t <sub>AW</sub>	Address Setup Time to RESET ↑	4t <sub>CY</sub>			
t <sub>WA</sub>	Address Hold Time After RESET ↑	4t <sub>CY</sub>			
t <sub>DW</sub>	Data in Setup Time to PROG ↑	4t <sub>CY</sub>			
t <sub>WD</sub>	Data in Hold Time After PROG ↓	4t <sub>CY</sub>			
t <sub>PH</sub>	RESET Hold Time to Verify	4t <sub>CY</sub>			
t <sub>VDDW</sub>	V <sub>DD</sub> Hold Time Before PROG ↑	0	1.0	ms	
t <sub>VDDH</sub>	V <sub>DD</sub> Hold Time After PROG ↓	0	1.0	ms	
t <sub>PW</sub>	Program Pulse Width	50	60	ms	
t <sub>TW</sub>	TEST 0 Setup Time for Program Mode	4t <sub>CY</sub>			
t <sub>WT</sub>	TEST 0 Hold Time After Program Mode	4t <sub>CY</sub>			
t <sub>DO</sub>	TEST 0 to Data Out Delay		4t <sub>CY</sub>		
t <sub>WW</sub>	RESET Pulse Width to Latch Address	4t <sub>CY</sub>			
t <sub>r</sub> , t <sub>f</sub>	V <sub>DD</sub> and PROG Rise and Fall Times	0.5	100	μs	
t <sub>CY</sub>	CPU Operation Cycle Time	3.75	5	μs	
t <sub>RE</sub>	RESET Setup Time before EA ↑	4t <sub>CY</sub>			

#### NOTE:

If TEST 0 is high, t<sub>DO</sub> can be triggered by RESET ↑.




**D.C. TIMING SPECIFICATION FOR PROGRAMMING M8748H**

$T_C = 25^\circ\text{C} \pm 5^\circ\text{C}$ ;  $V_{CC} = 5\text{V} \pm 5\%$ ;  $V_{DD} = 21 \pm 0.5\text{V}$

Symbol	Parameter	Min	Max	Unit	Test Conditions
V <sub>DDH</sub>	V <sub>DD</sub> Program Voltage High Level	20.5	21.5	V	
V <sub>DDL</sub>	V <sub>DD</sub> Voltage Low Level	4.75	5.25	V	
V <sub>PH</sub>	PROG Program Voltage High Level	17.5	18.5	V	
V <sub>PL</sub>	PROG Voltage Low Level	4.0	V <sub>CC</sub>	V	
V <sub>EAH</sub>	EA Program or Verify Voltage High Level	17.5	18.5	V	
V <sub>EAL</sub>	EA Program or Verify Voltage Low Level	4.75	5.25	V	
I <sub>DD</sub>	V <sub>DD</sub> High Voltage Supply Current		20.0	mA	
I <sub>PROG</sub>	PROG High Voltage Supply Current		1.0	mA	
I <sub>EA</sub>	EA High Voltage Supply Current		1.0	mA	


**WAVEFORMS**

**COMBINATION PROGRAM/VERIFY MODE**



21001-12


VERIFY MODE



NOTES:

1. PROG must float if EA is low (i.e.,  $\neq 18V$ ).
2. X<sub>1</sub> and X<sub>2</sub> driven by 3 MHz clock will give 5  $\mu s$  t<sub>CY</sub>.

SUGGESTED EPROM VERIFICATION ALGORITHM FOR HMOS-E DEVICE ONLY



NOTE:

ALE is function of X<sub>1</sub>, X<sub>2</sub> inputs.