

Contents

Page	Section	Title
6	1.	Introduction
7	1.1.	Features of the MSP 44x0G Family and Differences to MSPD
8	1.2.	MSP 44x0G Version List
8	1.3.	MSP 44x0G Versions and their Application Fields
10	2.	Functional Description
11	2.1.	Architecture of the MSP 44x0G Family
11	2.2.	Sound IF Processing
11	2.2.1.	Analog Sound IF Input
11	2.2.2.	Demodulator: Standards and Features
12	2.2.3.	Preprocessing of Demodulator Signals
12	2.2.4.	Automatic Sound Select
12	2.2.5.	Manual Mode
12	2.3.	Preprocessing for SCART and I ² S Input Signals
14	2.4.	Source Selection and Output Channel Matrix
14	2.5.	Audio Baseband Processing
14	2.5.1.	Automatic Volume Correction (AVC)
14	2.5.2.	Loudspeaker and Headphone Outputs
14	2.5.3.	Subwoofer Output
14	2.5.4.	Quasi-Peak Detector
14	2.5.5.	Micronas Dynamic Bass (MDB)
15	2.5.5.1.	Dynamic Amplification
15	2.5.5.2.	Adding Harmonics
15	2.5.5.3.	MDB Parameters
15	2.6.	SCART Signal Routing
15	2.6.1.	SCART DSP In and SCART Out Select
15	2.6.2.	Stand-by Mode
16	2.7.	I ² S Bus Interfaces
16	2.7.1.	Two-Channel I ² S-Input
16	2.7.2.	Multichannel I ² S-Input
16	2.7.2.1.	Using I2S_DA_IN3
16	2.7.2.2.	Using I2S_DA_IN1/2/3
16	2.7.3.	Two or Eight-Channel I ² S-Output
17	2.8.	ADR Bus Interface
17	2.9.	Digital Control I/O Pins and Status Change Indication
17	2.10.	Clock PLL Oscillator and Crystal Specifications
18	3.	Control Interface
18	3.1.	I ² C Bus Interface
18	3.1.1.	Internal Hardware Error Handling
19	3.1.2.	Description of CONTROL Register
19	3.1.3.	Protocol Description
20	3.1.4.	Proposals for General MSP 44x0G I ² C Telegrams
20	3.1.4.1.	Symbols
20	3.1.4.2.	Write Telegrams
20	3.1.4.3.	Read Telegrams
20	3.1.4.4.	Examples

Contents, continued

Page	Section	Title
20	3.2.	Start-Up Sequence: Power-Up and I ² C-Controlling
20	3.3.	MSP 44x0G Programming Interface
20	3.3.1.	User Registers Overview
24	3.3.2.	Description of User Registers
25	3.3.2.1.	STANDARD SELECT Register
25	3.3.2.2.	Refresh of STANDARD SELECT Register
25	3.3.2.3.	
27	3.3.2.4.	Write Registers on I ² C Subaddress 10 _{hex}
29	3.3.2.5.	Read Registers on I ² C Subaddress 11 _{hex}
30	3.3.2.6.	Write Registers on I^2C Subaddress 12_{hex}
43	3.3.2.7.	Read Registers on I ² C Subaddress 13 _{hex}
44	3.4.	Programming Tips
44	3.5. 2.5.1	Examples of Minimum Initialization Codes
44 44	3.5.1. 3.5.2.	B/G-FM (A2 or NICAM) BTSC-Stereo
44 44	3.5.2. 3.5.3.	BTSC-SAP with SAP at Loudspeaker Channel
45	3.5.4.	FM-Stereo Radio
45	3.5.5.	Automatic Standard Detection
45	3.5.6.	SCART1 Input to Loudspeaker in Stereo Sound
45	3.5.7.	Software Flow for Interrupt driven STATUS Check
47	4.	Specifications
47	4.1.	Outline Dimensions
48	4.2.	Pin Connections and Short Descriptions
51	4.3.	Pin Descriptions
54 56	4.4. 4 5	Pin Configurations Pin Circuits
56 58	4.5. 4.6.	Electrical Characteristics
58 58	4.0. 4.6.1.	Absolute Maximum Ratings
58 59	4.6.2.	Recommended Operating Conditions ($T_A = 0$ to 70 °C)
59 59	4.6.2.1.	General Recommended Operating Conditions (T _A = 0 to 70° C)
59 59	4.6.2.2.	Analog Input and Output Recommendations
60	4.6.2.3.	Recommendations for Analog Sound IF Input Signal
61	4.6.2.4.	Crystal Recommendations
62	4.6.3.	Characteristics
62	4.6.3.1.	General Characteristics
63	4.6.3.2.	Digital Inputs, Digital Outputs
64	4.6.3.3.	Reset Input and Power-Up
65	4.6.3.4.	I ² C-Bus Characteristics
66	4.6.3.5.	I ² S-Bus Characteristics
69	4.6.3.6.	Analog Baseband Inputs and Outputs, AGNDC
70	4.6.3.7.	Sound IF Inputs
70	4.6.3.8.	Power Supply Rejection
71	4.6.3.9.	Analog Performance
74	4.6.3.10.	Sound Standard Dependent Characteristics

Contents, continued

Page	Section	Title
78	5.	Appendix A: Overview of TV-Sound Standards
78	5.1.	NICAM 728
79	5.2.	A2-Systems
80	5.3.	BTSC-Sound System
80	5.4.	Japanese FM Stereo System (EIA-J)
81	5.5.	FM Satellite Sound
81	5.6.	FM-Stereo Radio
82	6.	Appendix B: Manual/Compatibility Mode
82	6.1.	Demodulator Write and Read Registers for Manual/Compatibility Mode
83	6.2.	DSP Write and Read Registers for Manual/Compatibility Mode
84	6.3.	Manual/Compatibility Mode: Description of Demodulator Write Registers
84	6.3.1.	Automatic Switching between NICAM and Analog Sound
84	6.3.1.1.	Function in Automatic Sound Select Mode
84	6.3.1.2.	Function in Manual Mode
86	6.3.2.	A2 Threshold
86	6.3.3.	Carrier-Mute Threshold
87	6.3.4.	Register AD_CV
88	6.3.5.	Register MODE_REG
90	6.3.6.	FIR-Parameter, Registers FIR1 and FIR2
90	6.3.7.	DCO-Registers
92	6.4.	Manual/Compatibility Mode: Description of Demodulator Read Registers
92	6.4.1.	NICAM Mode Control/Additional Data Bits Register
92	6.4.2.	Additional Data Bits Register
92	6.4.3.	CIB Bits Register
93	6.4.4.	NICAM Error Rate Register
93	6.4.5.	PLL_CAPS Readback Register
93	6.4.6.	AGC_GAIN Readback Register
93	6.4.7.	Automatic Search Function for FM-Carrier Detection in Satellite Mode
94	6.5.	Manual/Compatibility Mode: Description of DSP Write Registers
94	6.5.1.	Additional Channel Matrix Modes
94	6.5.2.	Volume Modes of SCART1/2 Outputs
94	6.5.3.	FM Fixed Deemphasis
94	6.5.4.	FM Adaptive Deemphasis
95	6.5.5.	NICAM Deemphasis
95	6.5.6.	Identification Mode for A2 Stereo Systems
95	6.5.7.	FM DC Notch
95	6.6.	Manual/Compatibility Mode: Description of DSP Read Registers
95	6.6.1.	Stereo Detection Register for A2 Stereo Systems
95	6.6.2.	DC Level Register
96	6.7.	Demodulator Source Channels in Manual Mode
96	6.7.1.	Terrestric Sound Standards
96	6.7.2.	SAT Sound Standards

Contents, continued

Page	Section	Title
98	7.	Appendix D: Application Information
98	7.1.	Exclusions of Audio Baseband Features
98	7.2.	Phase Relationship of Analog Outputs
98	7.3.	Compatibility Restrictions to MSP 34x0D
99	7.4.	Application Circuit
100	8.	Appendix E: MSP 44x0G Version History
100	9.	Data Sheet History

License Notice:

"Dolby Pro Logic" and "Dolby Digital" are trademarks of Dolby Laboratories.

Supply of this implementation of Dolby Technology does not convey a license nor imply a right under any patent, or any other industrial or intellectual property right of Dolby Laboratories, to use this implementation in any finished end-user or ready-to-use final product. Companies planning to use this implementation in products must obtain a license from Dolby Laboratories Licensing Corporation before designing such products.

Multistandard Sound Processor Family

1. Introduction

The MSP 44x0G family of single-chip Multistandard Sound Processors covers the sound processing of all analog TV-Standards worldwide, as well as the NICAM digital sound standards. The full TV sound processing, starting with analog sound IF signal-in, down to processed analog AF-out, is performed on a single chip. Fig. 1–1 shows a simplified functional block diagram of the MSP 44x0G.

This new generation of TV sound processing ICs now includes versions for processing the multichannel television sound (MTS) signal conforming to the standard recommended by the Broadcast Television Systems Committee (BTSC). The DBX noise reduction, or alternatively, Micronas Noise Reduction (MNR) is performed alignment free.

Other processed standards are the Japanese FM-FM multiplex standard (EIA-J) and the FM Stereo Radio standard.

Current ICs have to perform adjustment procedures in order to achieve good stereo separation for BTSC and

EIA-J. The MSP 44x0G has optimum stereo performance without any adjustments.

The MSP 44x0G has built-in automatic functions: The IC is able to detect the actual sound standard automatically (Automatic Standard Detection). Furthermore, pilot levels and identification signals can be evaluated internally with subsequent switching between mono/ stereo/bilingual; no I²C interaction is necessary (Automatic Sound Selection).

The MSP 44x0G can handle very high FM deviations even in conjunction with NICAM processing. This is especially important for the introduction of NICAM in China.

All MSP 44xxG versions are pin and software compatible to the MSP 34xxG. The MSP 44x0G has all functions of the MSP 34x0G with additional multichannel digital inputs and outputs. Its sample rate of 48 kHz makes this device ideal for applications in digital TV systems. In general, outline dimensions, electrical characteristics and application diagrams are identical to the MSP 34x0G.

The ICs are manufactured in submicron CMOS technology. The MSP 44x0G is available in the following packages: PQFP80, PLQFP64, and PSDIP64.




Fig. 1–1: Block diagram of the MSP 44x0G

1.1. Features of the MSP 44x0G Family and Differences to MSPD

Feature (New features not available for MSPD are shaded gray.)	4410	4420	4440	4450
48 kHz sampling rate	Х	Х	Х	Х
20 kHz audio band width	х	Х	Х	х
Standard Selection with single I ² C transmission	Х	Х	х	х
Automatic Standard Detection of terrestrial TV standards/Automatic Carrier Mute function	Х	Х	Х	Х
Automatic Sound Selection (mono/stereo/bilingual), new registers MODUS, STATUS	Х	Х	Х	Х
Two selectable sound IF (SIF) inputs	Х	Х	Х	Х
Automatic Carrier Mute function	Х	Х	Х	Х
Interrupt output programmable (indicating status change)	Х	Х	Х	Х
Loudspeaker / Headphone channel with volume, balance, bass, treble, loudness	Х	Х	Х	Х
Loudspeaker channel with MDB (Micronas Dynamic Bass)	Х	Х	Х	Х
AVC: Automatic Volume Correction	Х	Х	Х	Х
Subwoofer output with programmable low-pass and complementary high-pass filter	Х	Х	Х	Х
5-band graphic equalizer for loudspeaker channel	Х	Х	Х	Х
Spatial effect for loudspeaker channel	Х	Х	Х	Х
Four Stereo SCART (line) inputs, one Mono input; two Stereo SCART outputs	Х	Х	Х	Х
Complete SCART in/out switching matrix	Х	Х	Х	Х
Three I ² S inputs; one I ² S output	Х	Х	Х	Х
3rd digital input (I ² S3) with multichannel capability	Х	Х	Х	Х
Digital output with multichannel capability	Х	Х	Х	Х
All analog Mono sound carriers including AM-SECAM L	Х	Х	Х	Х
All analog FM-Stereo A2 and satellite standards	Х			Х
Simultaneous demodulation of (very) high-deviation FM-Mono and NICAM	Х			Х
Adaptive deemphasis for satellite (Wegener-Panda, acc. to ASTRA specification)	Х			Х
ASTRA Digital Radio (ADR) together with DRP 3510A	Х			Х
All NICAM standards	Х			Х
Demodulation of the BTSC multiplex signal and the SAP channel		Х	Х	Х
Alignment free digital DBX noise reduction for BTSC Stereo and SAP			Х	Х
Alignment free digital Micronas Noise Reduction (MNR) for BTSC Stereo and SAP		Х		
BTSC and EIA-J stereo separation significantly better than spec.		Х	Х	Х
SAP and stereo detection for BTSC system		Х	Х	х
Korean FM-Stereo A2 standard	Х	Х	Х	х
Alignment-free Japanese standard EIA-J		Х	Х	Х
Demodulation of the FM-Radio multiplex signal		х	х	Х

1.2. MSP 44x0G Version List

Table 1-1: MSP 44x0	G Version List
---------------------	----------------

Version	Status	Description
MSP 4410G	not confirmed	NICAM and FM Stereo (A2) Version
MSP 4420G	not confirmed	NTSC Version (A2 Korea, BTSC with Micronas Noise Reduction (MNR), and Japanese EIA-J System)
MSP 4440G	not confirmed	NTSC Version (A2 Korea, BTSC with DBX Noise Reduction, and Japanese EIA-J System)
MSP 4450G	available	Global Version (all sound standards)

1.3. MSP 44x0G Versions and their Application Fields

Table 1–2 provides an overview of TV sound standards that can be processed by the MSP 44x0G family. In addition, the MSP 44x0G is able to handle the FM-Radio standard. With the MSP 44x0G, a complete multimedia receiver covering all TV sound standards together with terrestrial/cable and satellite radio sound can be built; even ASTRA Digital Radio can be processed (with a DRP 3510A coprocessor).

Table 1–2: TV Stereo Sound Standards covered by the MSP 44x0G IC Family (details see Appendix A)

MS	P Ver	sion	TV- System	Position of Sound Carrier /MHz	Sound Modulation	Color System	Broadcast e.g. in:
			5/0	5.5/5.7421875	FM-Stereo (A2)	PAL	Germany
			B/G	5.5/5.85	FM-Mono/NICAM	PAL	Scandinavia, Spain
			L	6.5/5.85	AM-Mono/NICAM	SECAM-L	France
			1	6.0/6.552	FM-Mono/NICAM	PAL	UK, Hong Kong
				6.5/6.2578125	FM-Stereo (A2, D/K1)	SECAM-East	Slovak. Rep.
	4410		D/K	6.5/6.7421875	FM-Stereo (A2, D/K2)	PAL	currently no broadcast
	44	_		6.5/5.7421875	FM-Stereo (A2, D/K3)	SECAM-East	Poland
		4450		6.5/5.85	FM-Mono/NICAM (D/K, NICAM)	PAL	China, Hungary
			Satellite	6.5 7.02/7.2 7.38/7.56 etc.	FM-Mono FM-Stereo ASTRA Digital Radio (ADR) with DRP 3510A	PAL	Europe Sat. ASTRA
_				4.5/4.724212	FM-Stereo (A2)	NTSC	Korea
4440			M/N	4.5	FM-FM (EIA-J)	NTSC	Japan
4420,				4.5	BTSC-Stereo + SAP	NTSC, PAL	USA, Argentina
4			FM-Radio	10.7	FM-Stereo Radio		USA, Europe





Fig. 1-2: Typical MSP 44x0G application



Micronas

2.1. Architecture of the MSP 44x0G Family

Fig. 2–1 on page 10 shows a simplified block diagram of the IC. The block diagram contains all features of the MSP 4450G. Other members of the MSP 44x0G family do not have the complete set of features: The demodulator handles only a subset of the standards presented in the demodulator block; NICAM processing is only possible in the MSP 4410G and MSP 4450G.

2.2. Sound IF Processing

2.2.1. Analog Sound IF Input

The input pins ANA_IN1+, ANA_IN2+, and ANA_IN– offer the possibility to connect two different sound IF (SIF) sources to the MSP 44x0G. The analog-to-digital conversion of the preselected sound IF signal is done by an A/D-converter. An analog automatic gain circuit (AGC) allows a wide range of input levels. The highpass filters formed by the coupling capacitors at pins ANA_IN1+ and ANA_IN2+ (see Section 7.4. "Application Circuit" on page 99) are sufficient in most cases to suppress video components. Some combinations of SAW filters and sound IF mixer ICs, however, show large picture components on their outputs. In this case, further filtering is recommended.

2.2.2. Demodulator: Standards and Features

The MSP 44x0G is able to demodulate all TV-sound standards worldwide including the digital NICAM system. Depending on the MSP 44x0G version, the following demodulation modes can be performed:

A2 Systems: Detection and demodulation of two separate FM carriers (FM1 and FM2), demodulation and evaluation of the identification signal of carrier FM2.

NICAM Systems: Demodulation and decoding of the NICAM carrier, detection and demodulation of the analog (FM or AM) carrier. For D/K-NICAM, the FM carrier may have a maximum deviation of 384 kHz.

Very high deviation FM-Mono: Detection and robust demodulation of one FM carrier with a maximum deviation of 540 kHz.

BTSC-Stereo: Detection and FM demodulation of the aural carrier resulting in the MTS/MPX signal. Detection and evaluation of the pilot carrier, AM demodulation of the (L-R)-carrier and detection of the SAP subcarrier. Processing of DBX noise reduction or Micronas Noise Reduction (MNR).

BTSC-Mono + SAP: Detection and FM demodulation of the aural carrier resulting in the MTS/MPX signal. Detection and evaluation of the pilot carrier, detection and FM demodulation of the SAP subcarrier. Processing of DBX noise reduction or Micronas Noise Reduction (MNR).

Japan Stereo: Detection and FM demodulation of the aural carrier resulting in the MPX signal. Demodulation and evaluation of the identification signal and FM demodulation of the (L-R)-carrier.

FM-Satellite Sound: Demodulation of one or two FM carriers. Processing of high-deviation mono or narrow bandwidth mono, stereo, or bilingual satellite sound according to the ASTRA specification.

FM-Stereo-Radio: Detection and FM demodulation of the aural carrier resulting in the MPX signal. Detection and evaluation of the pilot carrier and AM demodulation of the (L-R)-carrier.

The demodulator blocks of all MSP 44x0G versions have identical user interfaces. Even completely different systems like the BTSC and NICAM systems are controlled the same way. Standards are selected by means of MSP Standard Codes. Automatic processes handle standard detection and identification without controller interaction. The key features of the MSP 44x0G demodulator blocks are:

Standard Selection: The controlling of the demodulator is minimized: All parameters, such as tuning frequencies or filter bandwidth, are adjusted automatically by transmitting one single value to the STANDARD SELECT register. For all standards, specific MSP standard codes are defined.

Automatic Standard Detection: If the TV sound standard is unknown, the MSP 44x0G can automatically detect the actual standard, switch to that standard, and respond the actual MSP standard code.

Automatic Carrier Mute: To prevent noise effects or FM identification problems in the absence of an FM carrier, the MSP 44x0G offers a configurable carrier mute feature, which is activated automatically if the TV sound standard is selected by means of the STAN-DARD SELECT register. If no FM carrier is detected at one of the two MSP demodulator channels, the corresponding demodulator output is muted. This is indicated in the STATUS register.

2.2.3. Preprocessing of Demodulator Signals

The NICAM signals must be processed by a deemphasis filter and adjusted in level. The analog demodulated signals must be processed by a deemphasis filter, adjusted in level, and dematrixed. The correct deemphasis filters are already selected by setting the standard in the STANDARD SELECT register. The level adjustment has to be done by means of the FM/ AM and NICAM prescale registers. The necessary dematrix function depends on the selected sound standard and the actual broadcasted sound mode (mono, stereo, or bilingual). It can be manually set by the FM Matrix Mode register or automatically by the Automatic Sound Selection.

2.2.4. Automatic Sound Select

In the Automatic Sound Select mode, the dematrix function is automatically selected based on the identification information in the STATUS register. No I^2C interaction is necessary when the broadcasted sound mode changes (e.g. from mono to stereo).

The demodulator supports the identification check by switching between mono-compatible standards (standards that have the same FM-Mono carrier) automatically and non-audible. If B/G-FM or B/G-NICAM is selected, the MSP will switch between these standards. The same action is performed for the standards: D/K1-FM, D/K2-FM, D/K3-FM and D/K-NICAM. Switching is only done in the absence of any stereo or bilingual identification. If identification is found, the MSP keeps the detected standard.

In case of high bit-error rates, the MSP 44x0G automatically falls back from digital NICAM sound to analog FM or AM mono.

Table 2–1 summarizes all actions that take place when Automatic Sound Select is switched on.

To provide more flexibility, the Automatic Sound Select block prepares four different source channels of demodulated sound (Fig. 2–2). By choosing one of the four demodulator channels, the preferred sound mode can be selected for each of the output channels (loudspeaker, headphone, etc.). This is done by means of the Source Select registers.

The following source channels of demodulated sound are defined:

- "FM/AM" channel: Analog mono sound, stereo if available. In case of NICAM, analog mono only (FM or AM mono).
- "Stereo or A/B" channel: Analog or digital mono sound, stereo if available. In case of bilingual broadcast, it contains both languages A (left) and B (right).

- "Stereo or A" channel: Analog or digital mono sound, stereo if available. In case of bilingual broadcast, it contains language A (on left and right).
- "Stereo or B" channel: Analog or digital mono sound, stereo if available. In case of bilingual broadcast, it contains language B (on left and right).

Fig. 2–2 and Table 2–2 show the source channel assignment of the demodulated signals in case of Automatic Sound Select mode for all sound standards.

Note: The analog primary input channel contains the signal of the mono FM/AM carrier or the L+R signal of the MPX carrier. The secondary input channel contains the signal of the 2nd FM carrier, the L-R signal of the MPX carrier, or the SAP signal.






Fig. 2–2: Source channel assignment of demodulated signals in Automatic Sound Select Mode

2.2.5. Manual Mode

Fig. 2–3 shows the source channel assignment of demodulated signals in case of manual mode. If manual mode is required, more information can be found in Section 6.7. "Demodulator Source Channels in Manual Mode" on page 96.





2.3. Preprocessing for SCART and I²S Input Signals

The SCART and I²S inputs need only be adjusted in level by means of the SCART and I²S prescale registers.

Selected TV Sound Standard	Performed Actions
B/G-FM, D/K-FM, M-Korea, and M-Japan	Evaluation of the identification signal and automatic switching to mono, stereo, or bilingual. Preparing four demodulator source channels according to Table 2–2.
B/G-NICAM, L-NICAM, I-NICAM, D/K-NICAM	Evaluation of NICAM-C-bits and automatic switching to mono, stereo, or bilingual. Preparing four demodulator source channels according to Table 2–2.
	In case of bad or no NICAM reception, the MSP switches automatically to FM/AM mono and switches back to NICAM if possible. A hysteresis prevents periodical switching.
B/G-FM, B/G-NICAM or D/K1-FM, D/K2-FM, D/K3-FM, and D/K-NICAM	Automatic searching for stereo/bilingual-identification in case of mono transmission. Automatic and non- audible changes between Dual-FM and FM-NICAM standards while listening to the basic FM-mono sound carrier. Example: If starting with B/G-FM-Stereo, there will be a periodical alternation to B/G-NICAM in the absence of FM-Stereo/Bilingual or NICAM-identification. Once an identification is detected, the MSP keeps the corresponding standard.
BTSC-STEREO, FM Radio	Evaluation of the pilot signal and automatic switching to mono or stereo. Preparing four demodulator source channels according to Table 2–2. Detection of the SAP carrier.
M-BTSC-SAP	In the absence of SAP, the MSP switches to BTSC-stereo if available. If SAP is detected, the MSP switches automatically to SAP (see Table 2–2).

Table 2-2: Sound modes for the demodulator source channels with Automatic Sound Select

			Source Channels in Automatic Sound Select Mode			
Broadcasted Sound Standard	Selected MSP Standard Code ³⁾	Broadcasted Sound Mode	FM/AM (source select: 0)	Stereo or A/B (source select: 1)	Stereo or A (source select: 3)	Stereo or B (source select: 4)
M-Korea	02 03, 08 ¹⁾	MONO	Mono	Mono	Mono	Mono
B/G-FM D/K-FM	04, 05, 07, 0B ¹⁾	STEREO	Stereo	Stereo	Stereo	Stereo
M-Japan	30	BILINGUAL: Languages A and B	Right = B	Left = A Right = B	Stereo or A (source select: 3) Mono	В
B/G-NICAM L-NICAM	08, 03 ²⁾ 09	NICAM not available or error rate too high	analog Mono	analog Mono	analog Mono	analog Mono
I-NICAM D/K-NICAM	0A 0B, 04 ²⁾ , 05 ²⁾ 0C, 0D	MONO	analog Mono	NICAM Mono	NICAM Mono	NICAM Mono
D/K-NICAM (with high		STEREO	analog Mono	NICAM Stereo	NICAM Stereo	NICAM Stereo
deviation FM)		BILINGUAL: Languages A and B	analog Mono	Left = NICAM A Right = NICAM B	NICAM A	NICAM B
	20, 21	MONO	Mono	Mono	Mono	Mono
		STEREO	Stereo	Stereo	Stereo	Stereo
	20	MONO + SAP	Mono	Mono	Mono	Mono
BTSC		STEREO + SAP	Stereo	Stereo	Stereo	Stereo
	21	MONO + SAP	Left = Mono Right = SAP	Left = Mono Right = SAP	Mono	SAP
		STEREO + SAP	Left = Mono Right = SAP	Left = Mono Right = SAP	Mono	SAP
FM Radio	40	MONO	Mono	Mono	Mono	Mono
		STEREO	Stereo	Stereo	Stereo	Stereo

¹⁾ The Automatic Sound Select process will automatically switch to the mono compatible analog standard.

²⁾ The Automatic Sound Select process will automatically switch to the mono compatible digital standard.

 $^{3)}$ The MSP Standard Codes are defined in (see Table 3–7 on page 24).

2.4. Source Selection and Output Channel Matrix

The Source Selector makes it possible to distribute all source signals (one of the demodulator source channels, SCART, or I^2S input) to the desired output channels (loudspeaker, headphone, etc.). All input and output signals can be processed simultaneously. Each source channel is identified by a unique source address.

For each output channel, the sound mode can be set to sound A, sound B, stereo, or mono by means of the output channel matrix.

If Automatic Sound Select is on, the output channel matrix can stay fixed to stereo (transparent) for demodulated signals.

2.5. Audio Baseband Processing

2.5.1. Automatic Volume Correction (AVC)

Different sound sources (e.g. terrestrial channels, SAT channels, or SCART) fairly often do not have the same volume level. Advertisements during movies usually have a higher volume level than the movie itself. This results in annoying volume changes. The Automatic Volume Correction (AVC) solves this problem by equalizing the volume level.

To prevent clipping, the AVC's gain decreases quickly in dynamic boost conditions. To suppress oscillation effects, the gain increases rather slowly for low level inputs. The decay time is programmable by means of the AVC register (see page 34).

For input signals ranging from -24 dBr to 0 dBr, the AVC maintains a fixed output level of -18 dBr. Fig. 2-4 shows the AVC output level versus its input level. For prescale and volume registers set to 0 dB, a level of 0 dBr corresponds to full scale input/output. This is

- SCART input/output 0 dBr = 2.0 V_{rms}
- Loudspeaker and Aux output 0 dBr = 1.4 V_{rms}




Fig. 2-4: Simplified AVC characteristics

2.5.2. Loudspeaker and Headphone Outputs

The following baseband features are implemented in the loudspeaker and headphone output channels: bass/treble, loudness, balance, and volume. A square wave beeper can be added to the loudspeaker and headphone channel. The loudspeaker channel additionally performs: equalizer (not simultaneously with bass/treble), spatial effects, and a subwoofer crossover filter.

2.5.3. Subwoofer Output

The subwoofer signal is created by combining the left and right channels directly behind the loudness block using the formula (L+R)/2. Due to the division by 2, the D/A converter will not be overloaded, even with full scale input signals. The subwoofer signal is filtered by a third-order low-pass with programmable corner frequency followed by a level adjustment. At the loudspeaker channels, a complementary high-pass filter can be switched on. Subwoofer and loudspeaker output use the same volume (Loudspeaker Volume Register).

2.5.4. Quasi-Peak Detector

The quasi-peak readout register can be used to read out the quasi-peak level of any input source. The feature is based on following filter time constants:

attack time: 1.3 ms decay time: 37 ms

2.5.5. Micronas Dynamic Bass (MDB)

The **M**icronas **D**ynamic **B**ass system (MDB) extends the frequency range of loudspeakers or headphones.

After the adaption of MDB to the loudspeakers and the cabinet, further customizing of MDB allows individual fine tuning of the sound.

The MDB is placed in the subwoofer path. For applications without a subwoofer, the enhanced bass signal can be added back onto the Left/Right channels (see Fig. 2–1 on page 10). Micronas Dynamic Bass combines two effects: Dynamic Amplification and Adding Harmonics.

2.5.5.1. Dynamic Amplification

Low frequency signals can be boosted while the output signal amplitude is measured. If the amplitude comes close to a definable limit, the gain is reduced automatically in dynamic Volume mode. Therefore, the system adapts to the signal amplitude which is really present at the output of the MSP device. Clipping effects are avoided.




Fig. 2–5: Dynamic Amplification

2.5.5.2. Adding Harmonics

MDB exploits the psychoacoustic phenomenon of the 'missing fundamental'. Adding harmonics of the frequency components below the cutoff frequency gives the impression of actually hearing the low frequency fundamental. In other words: The listener has the impression that a loudspeaker system seems to reproduce frequencies although physically not possible.




Fig. 2–6: Adding Harmonics

2.5.5.3. MDB Parameters

Several parameters allow tuning the characteristics of MDB according to the TV loudspeaker, the cabinet, and personal preferences (see Table 3–11). For more detailed information on how to set up MDB, please refer to the corresponding application note on the Micronas homepage.

2.6. SCART Signal Routing

2.6.1. SCART DSP In and SCART Out Select

The SCART DSP Input Select and SCART Output Select blocks include full matrix switching facilities. To design a TV set with four pairs of SCART-inputs and two pairs of SCART-outputs, no external switching hardware is required. The switches are controlled by the ACB user register (see page 42).

2.6.2. Stand-by Mode

If the MSP 44x0G is switched off by first pulling STANDBYQ low and then (after >1 μ s delay) switching off DVSUP and AVSUP, but keeping AHVSUP ('**Stand-by'-mode**), the SCART switches maintain their position and function. This allows the copying from SCART-input to SCART-output in the TV set's stand-by mode.

In case of power on or starting from stand-by (switching on the DVSUP and AVSUP, RESETQ going high 2 ms later), all internal registers except the ACB register (see page 42) are reset to the default configuration (see Table 3–5 on page 21). The reset position of the ACB register becomes active after the first I^2C transmission into the Baseband Processing part. By transmitting the ACB register first, the reset state can be redefined.

2.7. I²S Bus Interfaces

The MSP 44x0G has three I^2S bus input data lines and one I^2S bus output data line. They are all operated in 48 kHz mode.

Together with I2S_WS/CL or I2S_WS3/CL3, the data lines form two $\mathsf{I}^2\mathsf{S}$ bus interfaces with various operational modes.

Both interfaces work in synchronous master or slave mode. They accept a variety of formats with different sample width, bit-orientation, and wordstrobe timing. All I^2S options are set by means of the MODUS and the I^2S_CONFIG register.

The different operational modes are described in the following sections.

2.7.1. Two-Channel I²S-Input

The two I^2S bus input lines 1 and 2 are capable of receiving two channel I^2S signals. The interface consist of the pins:

- I2S_DA_IN1, I2S_DA_IN2/3 (I2S_DA_IN2 in PQFP80 package):
 I²S serial data input, 16, 18...32 bits per sample
- I2S_CL:
 I²S serial clock
- I2S_WS

I²S word strobe signal, defines left and right sample.

If the MSP 44x0G serves as master on this I^2 S interface (active), the clock and word strobe lines are driven by the MSP 44x0G. Depending on the I^2 S output definition (section 2.7.3.), the interface is switched to a different wordlength. If the I^2 S output is set to 2*16 bit, it works with 2*16bit MSB bound. In case of 2*32 or 8*32 bits, the first 18 bits after each WS Slope are used.

In slave mode, I2S_CL and I2S_WS are input to the MSP 44x0G (tristate) and the MSP 44x0G clock is synchronized to 384 times the I2S_WS rate (48 kHz).

NICAM operation is not possible in slave mode. An I²S timing diagram is shown in Fig. 4–24 on page 67.

2.7.2. Multichannel I²S-Input

2.7.2.1. Using I2S_DA_IN3

The MSP 44x0G is capable of receiving signals with up to eight audio channels. The corresponding I^2S bus interface consist of the pins:

I2S_DA_IN2/3 (I2S_DA_IN3 in PQFP80 package):
 I²S serial data input, 16, 18...32 bits per sample

- I2S_CL3: I²S serial clock
- I2S_WS3:
 I²S word strobe signal, defines frame start

In multichannel input mode, the number of channels must be even and less or equal eight. If CL and WS are active (master mode) only, eight-channel mode is available. Channel Select matrix I2S3-1/2 to I2S3-7/8 are used as input ports.

I2S_DA_IN1, I2S_DA_IN2, I2S_CL, and I2S_WS are available simultaneously for two-channel input.

2.7.2.2. Using I2S_DA_IN1/2/3

All I²S input lines (I2S_DA_IN1, I2S_DA_IN2, and I2S_DA_IN3 in PQFP80 package) can be used in parallel in two-channel mode to transmit six channels simultaneously. The interface consist of the pins:

- I2S_DA_IN1, I2S_DA_IN2, I2S_DA_IN3:
 I²S serial data input, 16, 18...32 bits per sample
- I2S_CL3: I²S serial clock
- I2S_WS3:
 I²S word strobe signal, defines left and right sample

Channel Select matrix I2S3-1/2 to I2S3-5/6 are used as input ports. I2S1 and I2S2 inputs are not available in this mode.

2.7.3. Two or Eight-Channel I²S-Output

Bit[0:1] of the I2S CONFIG register (see page 28) switches the output to two-channel or eight-channel multichannel output mode. The bit resolution per channel is 16 or 32-bit in master mode. The first two channels can be selected on the source select matrix. Channel 2 is repeated six times (e.g. L,R,R,R,R,R,R,R,R). The multichannel output mode is used to connect with interfaces not working in twochannel mode. Both master and slave mode are possible as long as the wordstrobe has only one positive edge per frame in slave mode. The interface consist of the pins:

- I2S_DA_OUT: I²S serial data otuput, 16 or 32 bits per sample
- I2S_CL: I²S serial clock
- I2S_WS:
 I²S word strobe signal defines left and right sample

Note: The I2S_DA_IN1 and I2S_DA_IN2 input buffers are filled with the first 18 bits after each WS Slope.

An I^2S timing diagram is shown in Fig. 4–25 on page 68.

2.8. ADR Bus Interface

For the ASTRA Digital Radio System (ADR), the MSP 4410G, and MSP 4450G performs preprocessing such as carrier selection and filtering. Via the 3-line ADR-bus, the resulting signals are transferred to the DRP 3510A coprocessor, where the source decoding is performed. To be prepared for an upgrade to ADR with an additional DRP board, the following lines of MSP 44x0G should be provided on a feature connector:

- AUD_CL_OUT
- I2S_DA_IN1 or I2S_DA_IN2
- I2S_DA_OUT
- I2S_WS
- I2S_CL
- ADR_CL, ADR_WS, ADR_DA

For more details, please refer to the DRP 3510A data sheet.

2.9. Digital Control I/O Pins and Status Change Indication

The static level of the digital input/output pins $D_CTR_I/O_0/1$ is switchable between HIGH and LOW via the l²C-bus by means of the ACB register (see page 42). This enables the controlling of external hardware switches or other devices via l²C-bus.

The digital input/output pins can be set to high impedance by means of the MODUS register (see page 27). In this mode, the pins can be used as input. The current state can be read out of the STATUS register (see page 29).

Optionally, the pin D_CTR_I/O_1 can be used as an interrupt request signal to the controller, indicating any changes in the read register STATUS. This makes polling unnecessary, I²C bus interactions are reduced to a minimum (see "STATUS Register" on page 29 and "MODUS Register" on page 27).

2.10. Clock PLL Oscillator and Crystal Specifications

The MSP 44x0G derives all internal system clocks from the 18.432 MHz oscillator. In NICAM or in I^2 S-Slave mode, the clock is phase-locked to the corresponding source. Therefore, it is not possible to use NICAM and I^2 S-Slave mode at the same time.

For proper performance, the MSP clock oscillator requires a 18.432 MHz crystal. Note that for the phase-locked modes (NICAM, I^2S -Slave), crystals with tighter tolerance are required.

3. Control Interface

3.1. I²C Bus Interface

The MSP 44x0G is controlled via the I^2C bus slave interface.

The IC is selected by transmitting one of the MSP 44x0G device addresses. In order to allow up to three MSP ICs to be connected to a single bus, an address select pin (ADR_SEL) has been implemented. With ADR_SEL pulled to high, low, or left open, the MSP 44x0G responds to different device addresses. A device address pair is defined as a write address and a read address (see Table 3–1).

Writing is done by sending the write device address, followed by the subaddress byte, two address bytes, and two data bytes.

Reading is done by sending the write device address, followed by the subaddress byte and two address bytes. Without sending a stop condition, reading of the addressed data is completed by sending the device read address and reading two bytes of data.

Refer to Section 3.1.3. for the I^2C bus protocol and to Section 3.4. "Programming Tips" on page 44 for proposals of MSP 44x0G I^2C telegrams. See Table 3–2 for a list of available subaddresses.

Besides the possibility of hardware reset, the MSP can also be reset by means of the RESET bit in the CON-TROL register by the controller via I^2C bus.

Due to the architecture of the MSP 44x0G, the IC cannot react immediately to an I^2C request. The typical response time is about 0.3 ms. If the MSP cannot accept another byte of data (e.g. while servicing an internal interrupt), it holds the clock line $l2C_CL$ low to force the transmitter into a wait state. The l^2C Bus Master must read back the clock line to detect when the MSP is ready to receive the next l^2C transmission. The positions within a transmission where this may happen are indicated by 'Wait' in Section 3.1.3. The maximum wait period of the MSP during normal operation mode is less than 1 ms.

3.1.1. Internal Hardware Error Handling

In case of any hardware problems (e.g. interruption of the power supply of the MSP), the MSP's wait period is extended to 1.8 ms. After this time period elapses, the MSP releases data and clock lines.

Indication and solving the Error Status:

To indicate the error status, the remaining acknowledge bits of the actual I^2C -protocol will be left high. Additionally, bit[14] of CONTROL is set to one. The MSP can then be reset via the I^2C bus by transmitting the RESET condition to CONTROL.

Indication of Reset:

Any reset, even caused by an unstable reset line etc., is indicated in bit[15] of CONTROL.

A general timing diagram of the I²C bus is shown in Fig. 4–23 on page 65.

ADR_SEL	Low (connected to DVSS)		High (connected to DVSUP)		Left Open	
Mode	Write	Read	Write	Read	Write	Read
MSP device address	80 _{hex}	81 _{hex}	84 _{hex}	85 _{hex}	88 _{hex}	89 _{hex}

 Table 3–1: I²C Bus device addresses

Table 3–2: I²C Bus subaddresses

Name	Binary Value	Hex Value	Mode	Function
CONTROL	0000 0000	00	Read/Write	Write: Software reset of MSP (see Table 3–3) Read: Hardware error status of MSP
WR_DEM	0001 0000	10	Write	write address demodulator
RD_DEM	0001 0001	11	Write	read address demodulator
WR_DSP	0001 0010	12	Write	write address DSP
RD_DSP	0001 0011	13	Write	read address DSP

3.1.2. Description of CONTROL Register

Name	Subaddress	Bit[15] (MSB)	Bits[14:0]
CONTROL	00 _{hex}	1 : RESET 0 : normal	0

Table 3-4: CONTROL as a read register

Name	Subaddress	Bit[15] (MSB)	Bit[14]	Bits[13:0]					
CONTROL	00 _{hex}	RESET status after last reading of CONTROL: 0 : no reset occured 1 : reset occured	Internal hardware status: 0 : no error occured 1 : internal error occured	not of interest					
Reading of CONTROL will reset the bits[15,14] of CONTROL. After Power-on, bit[15] of CONTROL will be set; it must be read once to be reset.									

3.1.3. Protocol Description

Write to DSP or Demodulator

S	write	Wait	ACK	sub-addr	ACK	addr-byte	ACK	addr-byte	ACK	data-byte	ACK	data-byte	ACK	Р
	device					high		low		high		low		
	address													

Read from DSP or Demodulator

s	write device	Wait	ACK	sub-addr	ACK	addr-byte high	ACK	addr-byte low	ACK	S	read device	Wait	ACK	data-byte- high	ACK	data-byte low	NAK	Ρ
	address										address							

Write to Control Register

S	write device address		ACK	sub-addr	ACK	data-byte high	ACK	data-byte low	ACK	Ρ	
---	----------------------------	--	-----	----------	-----	-------------------	-----	------------------	-----	---	--

Read from Control Register

;	S	write device	Wait	ACK	00hex	ACK	S	read device	Wait	ACK	data-byte- high	ACK	data-byte low	NAK	Ρ
		address						address			0				

Note: $S = I^2C$ -Bus Start Condition from master

- $P = I^2C$ -Bus Stop Condition from master
- ACK = Acknowledge-Bit: LOW on I2C_DA from slave (= MSP, light gray) or master (= controller, dark gray)
- NAK = Not Acknowledge-Bit: HIGH on I2C_DA from master (dark gray) to indicate 'End of Read' or from MSP indicating internal error state
- Wait = I^2C -Clock line is held low, while the MSP is processing the I^2C command. This waiting time is max. 1 ms




Fig. 3–1: I²C bus protocol (MSB first; data must be stable while clock is high)

3.1.4. Proposals for General MSP 44x0G I²C Telegrams

3.1.4.1. Symbols

daw	write device address (80 _{hex} , 84 _{hex} or 88 _{hex})
dar	read device address (81 _{hex} , 85 _{hex} or 89 _{hex})
<	Start Condition
>	Stop Condition
aa	Address Byte
dd	Data Byte

,

3.1.4.2. Write Telegrams

<daw 00="" d0=""></daw>	write to CONTROL register
<daw 10="" aa="" dd=""></daw>	write data into demodulator
<daw 12="" aa="" dd=""></daw>	write data into DSP

3.1.4.3. Read Telegrams

aw 00 <dar dd=""> read data from</dar>	
CONTROL regist	er
aw 11 aa aa <dar dd=""> read data from de</dar>	emodulator
aw 13 aa aa <dar dd=""> read data from D</dar>	SP

3.1.4.4. Examples

<80	00	80	00>	>		RESET MSP statically
<80	00	00	00>	>		Clear RESET
<80	10	00	20	00 03>		Set demodulator to stand. 03 _{hex}
<80	11	02	00	<81 dd	dd>	Read STATUS
<80	12	00	08	01 20>		Set loudspeaker channel
						source to NICAM and
						Matrix to STEREO

More examples of typical application protocols are listed in Section 3.4. "Programming Tips" on page 44.

3.2. Start-Up Sequence: Power-Up and I²C-Controlling

After POWER-ON or RESET (see Fig. 4–22), the IC is in an inactive state. All registers are in the Reset position (see Table 3–5 and Table 3–6), the analog outputs are muted. The controller has to initialize all registers for which a non-default setting is necessary.

3.3. MSP 44x0G Programming Interface

3.3.1. User Registers Overview

The MSP 44x0G is controlled by means of user registers. The complete list of all user registers are given in Table 3–5 and Table 3–6. The registers are partitioned into the Demodulator section (Subaddress 10_{hex} for writing, 11_{hex} for reading) and the Baseband Processing sections (Subaddress 12_{hex} for writing, 13_{hex} for reading).

Write and read registers are 16 bit wide, whereby the MSB is denoted bit[15]. Transmissions via I²C bus have to take place in 16-bit words (two byte transfers, with the most significant byte transferred first). All write registers, except the demodulator write registers are readable.

Unused parts of the 16-bit write registers must be zero. Addresses not given in this table must not be accessed.

For reasons of software compatibility to the MSP 34xxD, a Manual/Compatibility Mode is available. More read and write registers together with a detailed description can be found in "Appendix B: Manual/Compatibility Mode" on page 82.

Table 3–5: List of MSP 44x0G write registers

Write Register	Address (hex)	Bits	Description and Adjustable Range	Reset	See Page
I ² C Subaddress = 10 _{hex} ; Registers are	<i>not</i> readat	ble	•	-	
STANDARD SELECT	00 20	[15:0]	Initial Programming of the Demodulator	00 00	25
MODUS	00 30	[15:0]	Demodulator, Automatic and I ² S options	00 00	27
I ² S CONFIGURATION	00 40	[15:0]	Configuration of I ² S options	00 00	28
I ² C Subaddress = 12 _{hex} ; Registers are	<i>all</i> readabl	e by usin	g I ² C Subaddress = 13 _{hex}	- i	
Volume loudspeaker channel	00 00	[15:8]	[+12 dB –114 dB, MUTE]	MUTE	33
Volume / Mode loudspeaker channel	-	[7:0]	1/8 dB Steps, Reduce Volume / Tone Control / Compromise/ Dynamic	00 _{hex}	-
Balance loudspeaker channel [L/R]	00 01	[15:8]	[0100 / 100% and 100 / 0100%] in 0.8 % steps [-1270 / 0 and 0 / -1270 dB] in 1 dB steps	100%/100%	34
Balance mode loudspeaker		[7:0]	[Linear / logarithmic mode]	linear mode	
Bass loudspeaker channel	00 02	[15:8]	[+20 dB –12 dB]	0 dB	35
Treble loudspeaker channel	00 03	[15:8]	[+15 dB –12 dB]	0 dB	36
Loudness loudspeaker channel	00 04	[15:8]	[0 dB +17 dB]	0 dB	37
Loudness filter characteristic	-	[7:0]	[NORMAL, SUPER_BASS]	NORMAL	
Spatial effect strength loudspeaker ch.	00 05	[15:8]	[-100%OFF+100%]	OFF	38
Spatial effect mode/customize	-	[7:0]	[SBE, SBE+PSE]	SBE+PSE	
Volume headphone channel	00 06	[15:8]	[+12 dB –114 dB, MUTE]	MUTE	33
Volume / Mode headphone channel	-	[7:0]	1/8 dB Steps, Reduce Volume / Tone Control	00 _{hex}	
Volume SCART1 output channel	00 07	[15:8]	[+12 dB –114 dB, MUTE]	MUTE	41
Loudspeaker source select	00 08	[15:8]	[FM/AM, NICAM, SCART, I ² S1, I ² S2, I ² S3]	FM/AM	32
Loudspeaker channel matrix		[7:0]	[SOUNDA, SOUNDB, STEREO, MONO]	SOUNDA	32
Headphone source select	00 09	[15:8]	[FM/AM, NICAM, SCART, I ² S1, I ² S2, I ² S3]	FM/AM	32
Headphone channel matrix	-	[7:0]	[SOUNDA, SOUNDB, STEREO, MONO]	SOUNDA	32
SCART1 source select	00 0A	[15:8]	[FM/AM, NICAM, SCART, I ² S1, I ² S2, I ² S3]	FM/AM	32
SCART1 channel matrix		[7:0]	[SOUNDA, SOUNDB, STEREO, MONO]	SOUNDA	32
I ² S source select	00 0B	[15:8]	[FM/AM, NICAM, SCART, I ² S1, I ² S2, I ² S3]	FM/AM	32
I ² S channel matrix	-	[7:0]	[SOUNDA, SOUNDB, STEREO, MONO]	SOUNDA	32
Quasi-peak detector source select	00 0C	[15:8]	[FM/AM, NICAM, SCART, I ² S1, I ² S2, I ² S3]	FM/AM	32
Quasi-peak detector matrix	1	[7:0]	[SOUNDA, SOUNDB, STEREO, MONO]	SOUNDA	32
Prescale SCART input	00 0D	[15:8]	[00 _{hex} 7F _{hex}]	00 _{hex}	31
Prescale FM/AM	00 0E	[15:8]	[00 _{hex} 7F _{hex}]	00 _{hex}	30
FM matrix		[7:0]	[NO_MAT, GSTEREO, KSTEREO]	NO_MAT	31
Prescale NICAM	00 10	[15:8]	[00 _{hex} 7F _{hex}] (MSP 4410G, MSP 4450G only)	00 _{hex}	31
Prescale I ² S3	00 11	[15:8]	[00 _{hex} 7F _{hex}]	10 _{hex}	31
Prescale I ² S2	00 12	[15:8]	[00 _{hex} 7F _{hex}]	10 _{hex}	31
ACB : SCART Switches a. D_CTR_I/O	00 13	[15:0]	Bits [150]	00 _{hex}	42
Beeper	00 14	[15:0]	[00 _{hex} 7F _{hex}]/[00 _{hex} 7F _{hex}]	00/00 _{hex}	42

Table 3-5: List of MSP 44x0G write registers, continued

Write Register	Address (hex)	Bits	Description and Adjustable Range	Reset	See Page
Prescale I ² S1	00 16	[15:8]	[00 _{hex} 7F _{hex}]	10 _{hex}	31
Mode tone control	00 20	[15:8]	[BASS/TREBLE, EQUALIZER]	BASS/TREB	35
Equalizer loudspeaker ch. band 1	00 21	[15:8]	[+12 dB –12 dB]	0 dB	36
Equalizer loudspeaker ch. band 2	00 22	[15:8]	[+12 dB –12 dB]	0 dB	36
Equalizer loudspeaker ch. band 3	00 23	[15:8]	[+12 dB –12 dB]	0 dB	36
Equalizer loudspeaker ch. band 4	00 24	[15:8]	[+12 dB –12 dB]	0 dB	36
Equalizer loudspeaker ch. band 5	00 25	[15:8]	[+12 dB –12 dB]	0 dB	36
Automatic Volume Correction	00 29	[15:8]	[off, on, decay time]	off	34
Subwoofer level adjust	00 2C	[15:8]	[+12 dB –30 dB, mute]	0 dB	39
Subwoofer source switch	_	[7:0]	[INTERNAL; EXTERNAL]	0 dB	
Subwoofer corner frequency	00 2D	[15:8]	[50 Hz 400 Hz]	00 _{hex}	39
Subwoofer complementary high-pass	_	[7:0]	[off, on, MDB to Main]	off	-
Balance headphone channel [L/R]	00 30	[15:8]	[0100 / 100% and 100 / 0100%] in 0,8 % steps [-1270 / 0 and 0 / -1270 dB] in 1 dB steps	100 %/100 %	34
Balance mode headphone	_	[7:0]	[Linear mode / logarithmic mode]	linear mode	
Bass headphone channel	00 31	[15:8]	[+20 dB –12 dB]	0 dB	35
Treble headphone channel	00 32	[15:8]	[+15 dB –12 dB]	0 dB	36
Loudness headphone channel	00 33	[15:8]	[0 dB +17 dB]	0 dB	37
Loudness filter characteristic	_	[7:0]	[NORMAL, SUPER_BASS]	NORMAL	
Volume SCART2 output channel	00 40	[15:8]	[+12 dB –114 dB, MUTE]	00 _{hex}	41
SCART2 source select	00 41	[15:8]	[FM, NICAM, SCART, I ² S1, I ² S2, I ² S3]	FM	32
SCART2 channel matrix	_	[7:0]	[SOUNDA, SOUNDB, STEREO, MONO]	SOUNDA	32
MDB Effect Strength	00 68	[15:8]	[0 dB 127 dB, off]	off	39
MDB Amplitude Limit	00 69	[15:8]	[0 dBFS32 dBFS]	0 dBFS	40
MDB Harmonic Content	00 6A	[15:8]	[0% 100%]	0%	40
MDB Low Pass Corner Frequency	00 6B	[15:8]	[50 Hz 300 Hz]	0 Hz	40
MDB High Pass Corner Frequency	00 6C	[15:8]	[20 Hz 300 Hz]	0 Hz	40

Table 3-6: List of MSP 44x0G read registers

Read Register	Address (hex)	Bits	Description and Adjustable Range	See Page
I ² C Subaddress = 11 _{hex} ; Registers	are <i>not</i> writab	le	•	
STANDARD RESULT	00 7E	[15:0]	Result of Automatic Standard Detection (see Table 3–8 on page 26)	29
STATUS	02 00	[15:0]	Monitoring of internal settings e.g. Stereo, Mono, Mute etc	29
I ² C Subaddress = 13 _{hex} ; Registers	are <i>not</i> writabl	е		
Quasi peak readout left	00 19	[15:0]	[00 _{hex} 7FFF _{hex}]16 bit two's complement	43
Quasi peak readout right	00 1A	[15:0]	[00 _{hex} 7FFF _{hex}]16 bit two's complement	43
MSP hardware version code	00 1E	[15:8]	[00 _{hex} FF _{hex}]	43
MSP familiy code		[7:4]	[00 _{hex} FF _{hex}]	
MSP major revision code		[3:0]	[00 _{hex} FF _{hex}]	
MSP product code	00 1F	[15:8]	[00 _{hex} FF _{hex}]	43
MSP ROM version code		[7:0]	[00 _{hex} FF _{hex}]	

3.3.2. Description of User Registers

Table 3-7: Standard codes for STANDARD SELECT Register

MSP Standard Code (Data in hex)	TV Sound Standard	Sound Carrier Frequencies in MHz	MSP 44x0G Version
	Automatic Standard Detection	n	
00 01	Start Automatic Standard Detection and sets detected standards		all
	Standard Selection		·
00 02	M-Dual FM-Stereo	4.5/4.724212	3400, -10, -20, -40, -5
00 03	B/G -Dual FM-Stereo ¹⁾	5.5/5.7421875	3400, -10, -50
00 04	D/K1-Dual FM-Stereo ²⁾	6.5/6.2578125	
00 05	D/K2-Dual FM-Stereo ²⁾	6.5/6.7421875	
00 06	D/K -FM-Mono with HDEV3 ³⁾ , not detectable by Automatic Standard Detection, HDEV3 ³⁾ SAT-Mono (i.e. Eutelsat, s. Table 6–18)	6.5	
00 07	D/K3-Dual FM-Stereo	6.5/5.7421875	
00 08	B/G -NICAM-FM ¹⁾	5.5/5.85	3410, -50
00 09	L -NICAM-AM	6.5/5.85	
00 0A	I -NICAM-FM	6.0/6.552	
00 0B	D/K -NICAM-FM ²⁾	6.5/5.85	
00 0C	D/K -NICAM-FM with HDEV2 ⁴⁾ , not detectable by Automatic Standard Detection, for China	6.5/5.85	
00 0D	D/K -NICAM-FM with HDEV3 ³⁾ , not detectable by Automatic Standard Detection, for China	6.5/5.85	
00 20	BTSC-Stereo	4.5	3420, -40, -50
00 21	BTSC-Mono + SAP	-	
00 30	M-EIA-J Japan Stereo	4.5	
00 40	FM-Stereo Radio with 75 μ s Deemphasis	10.7	
00 50	SAT-Mono (s. Table 6–18)	6.5	3400, -10, -50
00 51	SAT-Stereo (s. Table 6–18)	7.02/7.20	
00 60	SAT ADR (Astra Digital Radio)	6.12	

²⁾ In case of Automatic Sound Select, the D/K-codes 4_{hex}, 5_{hex}, 7_{hex} and B_{hex} are equivalent.
 ³⁾ HDEV3: Max. FM deviation must not exceed 540 kHz
 ⁴⁾ HDEV2: Max. FM deviation must not exceed 360 kHz

3.3.2.1. STANDARD SELECT Register

The TV sound standard of the MSP 44x0G demodulator is determined by the STANDARD SELECT register. There are two ways to use the STANDARD SELECT register:

- Setting up the demodulator for a TV sound standard by sending the corresponding standard code with a single l²C bus transmission.
- Starting the Automatic Standard Detection for terrestrial TV standards. This is the most comfortable way to set up the demodulator. Within 0.5 s, the detection and setup of the actual TV sound standard is performed. The detected standard can be read out of the STANDARD RESULT register by the control processor. This feature is recommended for the primary setup of a TV set. Outputs should be muted during Automatic Standard Detection.

The Standard Codes are listed in Table 3–7.

Selecting a TV sound standard via the STANDARD SELECT register initializes the demodulator. This includes: AGC-settings and carrier mute, tuning frequencies, FIR-filter settings, demodulation mode (FM, AM, NICAM), deemphasis and identification mode.

TV stereo sound standards that are unavailable for a specific MSP version are processed in analog mono sound of the standard. In that case, stereo or bilingual processing will not be possible.

For a complete setup of the TV sound processing from analog IF input to the source selection, the transmissions as shown in Section 3.5. are necessary.

For reasons of software compatibility to the MSP 34xxD, a Manual/Compatibility mode is available. A detailed description of this mode can be found on page 82.

3.3.2.2. Refresh of STANDARD SELECT Register

A general refresh of the STANDARD SELECT register is not allowed. However, the following method enables watching the MSP 44x0G "alive" status and detection of accidental resets (only versions B6 and later):

- After Power-on, bit[15] of CONTROL will be set; it must be read once to enable the reset-detection feature.
- Reading of the CONTROL register and checking the reset indicator bit[15].
- If bit[15] is "0", any refresh of the STANDARD SELECT register is not allowed.
- If bit[15] is "1", indicating a reset, a refresh of the STANDARD SELECT register and all other MSPG registers is required.

3.3.2.3. STANDARD RESULT Register

If Automatic Standard Detection is selected in the STANDARD SELECT register, status and result of the Automatic Standard Detection process can be read out of the STANDARD RESULT register. The possible results are based on the mentioned Standard Code and are listed in Table 3–8.

In cases where no sound standard has been detected (no standard present, too much noise, strong interferers, etc.) the STANDARD RESULT register contains $00\ 00_{hex}$. In that case, the controller has to start further actions (for example set the standard according to a preference list or by manual input).

As long as the STANDARD RESULT register contains a value greater than 07 FF_{hex} , the Automatic Standard Detection is still active. During this period, the MODUS and STANDARD SELECT register must not be written. The STATUS register will be updated when the Automatic Standard Detection has finished.

If a present sound standard is unavailable for a specific MSP-version, it detects and switches to the analog mono sound of this standard.

Example:

The MSPs 4420G and 4440G will detect a B/G-NICAM signal as standard 3 and will switch to the analog FM-Mono sound.

Table 3-8: Results of the Automatic Standard Detection

Broadcasted Sound Standard	STANDARD RESULT Register Read 007E _{hex}
Automatic Standard Detection could not find a sound standard	0000 _{hex}
B/G-FM	0003 _{hex}
B/G-NICAM	0008 _{hex}
I	000A _{hex}
FM-Radio	0040 _{hex}
M-Korea	0002 _{hex} (if MODUS[14,13]=00)
M-Japan M-BTSC	0020 _{hex} (if MODUS[14,13]=01)
	0030 _{hex} (if MODUS[14,13]=10)
L-AM D/K1	0009 _{hex} (if MODUS[12]=0)
D/K1 D/K2 D/K3	0004 _{hex} (if MODUS[12]=1)
L-NICAM D/K-NICAM	0009 _{hex} (if MODUS[12]=0)
	000B _{hex} (if MODUS[12]=1)
Automatic Standard Detection still active	>07FF _{hex}

3.3.2.4. Write Registers on I²C Subaddress 10_{hex}

Table 3–9: Write registers on I ² C subad	dress 10 _{hex}
--	-------------------------

Register Address	Function			Name
00 20 _{hex}	STANDA		TION Register	STANDARD_SEL
	Defines T	V-Sound o	r FM-Radio Standard	
	bit[15:0]	00 01 _{hex} 00 02 _{hex}	start Automatic Standard Detection MSP Standard Codes (see Table 3–7)	
		 00 60 _{hex}		
00 30 _{hex}	MODUS F	Register		MODUS
	Preferenc	e in Autom	atic Standard Detection:	
	bit[15]	0	undefined, must be 0	
	bit[14:13]	0 1 2 3	detected 4.5 MHz carrier is interpreted as: ¹⁾ standard M (Korea) standard M (BTSC) standard M (Japan) chroma carrier (M/N standards are ignored)	
	bit[12]	0 1	detected 6.5 MHz carrier is interpreted as: ¹⁾ standard L (SECAM) standard D/K1, D/K2, D/K3, or D/K NICAM	
	General M	ISP 44x0G	Options	
	bit[11:9]	0	undefined, must be 0	
	bit[8]	0/1	ANA_IN1+/ANA_IN2+; select analog sound IF input pin	
	bit[7]	0/1	active/tristate state of audio clock output pin AUD_CL_OUT	
	bit[6]	0 1	I ² S word strobe alignment WS changes at data word boundary WS changes one clock cycle in advance	
	bit[5]	0/1	master/slave mode of I ² S interface (must be set to 0 (= Master) in case of NICAM mode)	
	bit[4]	0/1	active/tristate state of I ² S output pins: I2S_CL, I2S_WS, I2S_DA_OUT	
	bit[3]	0	state of digital output pins D_CTR_I/O_0 and _1 active: D_CTR_I/O_0 and _1 are output pins (can be set by means of the ACB register. see also: MODUS[1])	
		1	tristate: D_CTR_I/O_0 and _1 are input pins (level can be read out of STATUS[4,3])	
	bit[2]	0	undefined, must be 0	
	bit[1]	0/1	disable/enable STATUS change indication by means of the digital I/O pin D_CTR_I/O_1 Necessary condition: MODUS[3] = 0 (active)	
	bit[0]	0/1	off/on: Automatic Sound Select	
¹⁾ Valid at t	he next star	t of Autom	atic Standard Detection.	

Register Address	Function		Name
00 40 _{hex}	I ² S CONF	I2S_CONFIG	
	bit[15:12]	0 not used, must be set to "0"	
	I2S3 ¹⁾		
	bit[11]	I ² S3 data alignment (must be 0 if bit[2] = 1) 0/1 left/right aligned	I2S3_ALIGN
	bit[10]	I^2S3 word strobe polarity (must be 0 if bit[2] = 1)10 = right, 1 = left01 = right, 0 = left	I2S3_WS_POL
	bit[9]	 I²S3 word strobe alignment WS changes at data word boundary WS changes one clock cycle in advance 	I2S3_WS_MODE
	bit[8]	I ² S3 Sample Mode 0/1 Two/Multi sample	I2S3_MSAMP
	bit[7:4]	I^2 S3 Word length of each Data packet = (n-2)/2, n = 1632 bit bit[3]=0, bit[8]=1 (multi-sample input mode) 0111 16 bit 1000 18 bit	I2S3_MBIT
		 1111 32 bit	
		bit[3]=0, bit[8]=0 (two-sample input mode) xxxx 1632 bit, 18-bit valid	
		bit[3]=1, bit[8]=1 (multi-sample output mode) 1111 32 bit	
		bit[3]=1, bit[8]=0 (two-sample output mode) 0111 16 bit 1111 32 bit	
	bit[3]	I ² S3 CL/WS Mode 1 I2S3 CL/WS active 0 I2S3 CL/WS tristate	I2S3_MODE
	I ² S1/2/3		
	bit[2]	I^2 S1/2/3 Timing 1 I^2 S3 timing for all I^2 S inputs (1/2/3) 0 default mode	I2S_TIMING
	I ² S Out		
	bit[1:0]	002 * 16 Bit (1.536 MHz Clk)012 * 32 Bit (3.072 MHz Clk)1x8 * 32 Bit (12.288 MHz Clk)	
[8] = 0 [8] = 0	L3 frequenc , [7:4] = 011 , [7:4] = 1xx , [7:4] = xxx	$f = fs^*(2^*32)$	1

Table 3–9: Write registers on I^2C subaddress 10_{hex} , continued

3.3.2.5. Read Registers on I²C Subaddress 11_{hex}

x
х

Register Address	Function	I		Name
00 7E _{hex}	STANDA	STANDARD_RES		
	Readbac	k of the det	ected TV sound or FM-Radio Standard	
	bit[15:0]	00 00 _{hex}	Automatic Standard Detection could not find a sound standard	
		00 02 _{hex}	MSP Standard Codes (see Table 3–8 on page 26)	
		 00 40 _{hex} >07 FF _{hex}	Automatic Standard Detection still active	
02 00 _{hex}	STATUS	Register		STATUS
	Contains	all user rele	evant internal information about the status of the MSP	
	bit[15:10]		undefined	
	bit[8]	0/1	"1" indicates bilingual sound mode or SAP present (internally evaluated from received analog or digital identification signals)	
	bit[7]	0/1	"1" indicates independent mono sound (only for NICAM)	
	bit[6]	0/1	mono/stereo indication (internally evaluated from received analog or digital identification signals)	
	bit[5,9]	00 01 10 11	analog sound standard (FM or AM) active this pattern will not occur digital sound (NICAM) available bad reception condition of digital sound (NICAM) due to: a. high error rate b. unimplemented sound code c. data transmission only	
	bit[4]	0/1	low/high level of digital I/O pin D_CTR_I/O_1	
	bit[3]	0/1	low/high level of digital I/O pin D_CTR_I/O_0	
	bit[2]	0 1	detected secondary carrier (2nd A2 or SAP sub-carrier) no secondary carrier detected	
	bit[1]	0 1	detected primary carrier (Mono or MPX carrier) no primary carrier detected	
	bit[0]		undefined	
	change ir	n the STATI	ndication is activated by means of MODUS[1]: Each JS register sets the digital I/O pin D_CTR_I/O_1 to high TATUS register resets D_CTR_I/O_1.	

3.3.2.6. Write Registers on I²C Subaddress 12_{hex}

Table 3–11: Write registers on I²C subaddress 12_{hex}

Register Address	Function	l		Name					
PREPROCESSING									
00 0E _{hex}	FM/AM P	PRE_FM							
	bit[15:8]	00 _{hex} 7F _{hex}	Defines the input prescale gain for the demodulated FM or AM signal						
			off (RESET condition) xcept satellite FM and AM-mode, the combinations of pres- deviation listed below lead to internal full scale.						
	FM mode	•							
	bit[15:8]	7F _{hex} 48 _{hex} 30 _{hex} 24 _{hex} 18 _{hex} 13 _{hex}							
	FM high o	deviation n	node (HDEV2, MSP Standard Code = C _{hex})						
	bit[15:8]	30 _{hex} 14 _{hex}	150 kHz FM deviation 360 kHz FM deviation (limit)						
	FM very h	nigh deviat	tion mode (HDEV3, MSP Standard Code = 6 and D_{hex})						
	bit[15:8]	20 _{hex} 1A _{hex}	450 kHz FM deviation 540 kHz FM deviation (limit)						
	Satellite F	TM with ad	laptive deemphasis						
	bit[15:8]	10 _{hex}	recommendation						
	AM mode	e (MSP Sta	andard Code = 9)						
	bit[15:8]	7C _{hex}	recommendation for SIF input levels from 0.1 V_{pp} to 0.8 V_{pp}						
			(Due to the AGC being switched on, the AM-output level remains stable and independent of the actual SIF-level in the mentioned input range)						

Register Address	Function			Name		
(continued)	FM Matrix	x Modes		FM_MATRIX		
00 0E _{hex}	Defines th					
	bit[7:0]	00 _{hex} 01 _{hex} 02 _{hex} 03 _{hex} 04 _{hex}	no matrix (used for bilingual and unmatrixed stereo sound) German stereo (Standard B/G) Korean stereo (also used for BTSC, EIA-J and FM Radio) sound A mono (left and right channel contain the mono sound of the FM/AM mono carrier) sound B mono			
	cally. Writ In order n sion to thi	In case of Automatic Sound Select = on , the FM Matrix Mode is set automatically. Writing to the FM/AM prescale register (00 $0E_{hex}$ high part) is still allowed. In order not to disturb the automatic process, the low part of any I ² C transmission to this register is ignored. Therefore, any FM-Matrix readback values may differ from data written previously.				
	In case of shown in					
		e a Forced .3.2.on pag	Mono Mode set A2 THRESHOLD as described in ge 86			
00 10 _{hex}	NICAM P	PRE_NICAM				
	Defines th					
	bit[15:8]	examples				
		00 _{hex} 20 _{hex} 5A _{hex} 7F _{hex}	off 0 dB gain 9 dB gain (recommendation) +12 dB gain (maximum gain)			
00 16 _{hex} 00 12 _{hex} 00 11 _{hex}	I2S1 Pres I2S2 Pres I2S3 Pres	scale		PRE_I2S1 PRE_I2S2 PRE_I2S3		
	Defines th	ne input pre	escale value for digital I ² S input signals			
	bit[15:8]	00 _{hex} 7	7F _{hex} prescale gain			
		examples 00 _{hex} 10 _{hex} 7F _{hex}	s: off 0 dB gain (recommendation) +18 dB gain (maximum gain)			
00 0D _{hex}	SCART In	nput Preso	cale	PRE_SCART		
	Defines th					
	bit[15:8]	00 _{hex} 7	7F _{hex} prescale gain			
		examples 00 _{hex} 19 _{hex} 7F _{hex}	s: off 0 dB gain (2 V _{RMS} input leads to digital full scale) +14 dB gain (400 mV _{RMS} input leads to digital full scale)			

Table 3–11: Write registers on I ² C subaddress 12	hex, continued
---	----------------

Register Address	Function			Name
SOURCE S	SELECT AN		UT CHANNEL MATRIX	
00 08 _{hex} 00 09 _{hex} 00 0A _{hex} 00 41 _{hex} 00 0B _{hex} 00 0C _{hex}	Source for: Loudspeaker Output Headphone Output SCART1 DA Output SCART2 DA Output I ² S Output Quasi-Peak Detector			
	bit[15:8]	00 _{hex}	"FM/AM": demodulated FM or AM mono signal	
		01 _{hex}	"Stereo or A/B": demodulator Stereo or A/B signal (in manual mode, this source is identical to the NICAM source in the MSP 3410D)	
		03 _{hex}	"Stereo or A": demodulator Stereo Sound or Language A (only defined for Automatic Sound Select)	
		04 _{hex}	"Stereo or B": demodulator Stereo Sound or Language B (only defined for Automatic Sound Select)	
		02 _{hex}	SCART input	
		05 _{hex}	I ² S1 input	
		06 _{hex}	I ² S2 input	
		07 _{hex}	I ² S3 input channels 1 and 2 (e.g. Lt, Rt) ¹⁾	
		08 _{hex}	I ² S3 input channels 3 and 4 (e.g. L, R) ¹⁾	
		09 _{hex}	I ² S3 input channels 5 and 6 (e.g. SL, SR) ¹⁾	
		0A _{hex}	I ² S3 input channels 7 and 8 (e.g. C, SUB) ¹⁾	
	For demo	odulator so	purces, seeTable 2–2.	
00 08 _{hex} 00 09 _{hex} 00 0A _{hex} 00 41 _{hex} 00 0B _{hex} 00 0C _{hex}	Matrix Mode for: Loudspeaker Output Headphone Output SCART1 DA Output SCART2 DA Output I ² S Output Quasi-Peak Detector			MAT_MAIN MAT_AUX MAT_SCART1 MAT_SCART2 MAT_I2S MAT_QPEAK
	bit[7:0]	00 _{hex} 10 _{hex} 20 _{hex} 30 _{hex} special r	Sound A Mono (or Left Mono) Sound B Mono (or Right Mono) Stereo (transparent mode) Mono (sum of left and right inputs divided by 2) nodes are available (see Section 6.5.1. on page 94)	
	In Automa according put chanr			

Table 3–11: Write registers on I^2C subaddress 12_{hex} , continued

Register Address	Function	ı		Name			
LOUDSPE	AKER AN	D HEADPH	ONE PROCESSING				
00 00 _{hex} 00 06 _{hex}	Volume Volume	VOL_MAIN VOL_AUX					
	bit[15:8]	volume ta 7F _{hex} 7E _{hex}	ble with 1 dB step size +12 dB (maximum volume) +11 dB				
		 74 _{hex} 73 _{hex} 72 _{hex}	+1 dB 0 dB –1 dB				
		 02 _{hex} 01 _{hex} 00 _{hex} FF _{hex}					
	bit[7:5]	higher res 0 1	solution volume table +0 dB +0.125 dB increase in addition to the volume table				
		 7	+0.875 dB increase in addition to the volume table				
	bit[4]	0	must be set to 0				
	bit[3:0]	clipping m 0 1 2 3	node reduce volume reduce tone control compromise dynamic				
	With large scale input signals, positive volume settings may lead to signal clip- ping.						
	The MSP 44x0G loudspeaker and headphone volume function is divided into a digital and an analog section. With Fast Mute, volume is reduced to mute position by digital volume only. Analog volume is not changed. This reduces any audible DC plops. To turn volume on again, the volume step that has been used before Fast Mute was activated must be transmitted.						
	If the clipping mode is set to " reduce volume ", the following rule is used: To prevent severe clipping effects with bass, treble, or equalizer boosts, the internal volume is automatically limited to a level where, in combination with either bass, treble, or equalizer setting, the amplification does not exceed 12 dB.						
	If the clipping mode is " reduce tone control ", the bass or treble value is reduced if amplification exceeds 12 dB. If the equalizer is switched on, the gain of those bands is reduced, where amplification together with volume exceeds 12 dB.						
	If the clipping mode is " compromise ", the bass or treble value and volume are reduced half and half if amplification exceeds 12 dB. If the equalizer is switched on, the gain of those bands is reduced half and half, where amplification together with volume exceeds 12 dB.						
	If the clip amplitude mic moc						

Register Address	Function			Name AVC
00 29 _{hex}	Automati			
	bit[15:12]	00 _{hex} 08 _{hex}	AVC off (and reset internal variables) AVC on	
	bit[11:8]	08 _{hex} 04 _{hex} 02 _{hex} 01 _{hex}	8 sec decay time 4 sec decay time 2 sec decay time 20 ms decay time (should be used for approx. 100 ms after channel change)	
	Note: AVC except in output is a			
00 01 _{hex} 00 30 _{hex}	Balance Loudspeaker Channel Balance Headphone Channel			BAL_MAIN BAL_AUX
	bit[15:8] bit[15:8]	Linear M 7F _{hex} 7E _{hex} 01 _{hex} 00 _{hex} FF _{hex} 82 _{hex} 81 _{hex} Logarith 7F _{hex} 7E _{hex} 01 _{hex} 00 _{hex} FF _{hex}	Mode Left muted, Right 100% Left 0.8%, Right 100% Left 99.2%, Right 100% Left 100%, Right 100% Left 100%, Right 99.2% Left 100%, Right 0.8% Left 100%, Right 0.8% Left 100%, Right 0.4B Left -127 dB, Right 0 dB Left -126 dB, Right 0 dB Left 0 dB, Right 10 dB Left 10 dB, Right 10 dB	
			Left 0 dB, Right –127 dB Left 0 dB, Right –128 dB Mode linear logarithmic ettings reduce the left channel without affecting the right settings reduce the right channel leaving the left channel	

Table 3–11: Write registers on I^2C subaddress 12_{hex} , continued

Register Address	Function	Name TONE_MODE
00 20 _{hex}	Tone Control Mode Loudspeaker Channel	
	bit[15:8] 00 _{hex} bass and treble is active FF _{hex} equalizer is active	
	Defines whether Bass/Treble or Equalizer is activated for the loudspeaker chan- nel. Bass and Equalizer cannot work simultaneously. If Equalizer is used, Bass, and Treble coefficients must be set to zero and vice versa.	
00 02 _{hex} 00 31 _{hex}	Bass Loudspeaker Channel Bass Headphone Channel	BASS_MAIN BASS_AUX
	bit[15:8] extended range $7F_{hex}$ +20 dB 78_{hex} +18 dB 70_{hex} +16 dB 68_{hex} +14 dB	
	normal range 60 _{hex} +12 dB 58 _{hex} +11 dB	
	$\begin{array}{ll} & & \\ 08_{hex} & +1 \text{ dB} \\ 00_{hex} & 0 \text{ dB} \\ F8_{hex} & -1 \text{ dB} \end{array}$	
	A8 _{hex} –11 dB A0 _{hex} –12 dB	
	Higher resolution is possible: an LSB step in the normal range results in a gain step of about 1/8 dB, in the extended range about 1/4 dB.	
	With positive bass settings, internal clipping may occur even with overall volume less than 0 dB. This will lead to a clipped output signal. Therefore, it is not recommended to set bass to a value that, in conjunction with volume, would result in an overall positive gain.	

Table 3–11: Write registers on I^2C subaddress 12_{hex} , continued
--

Register Address	Function	Name
00 03 _{hex} 00 32 _{hex}	Treble Loudspeaker Channel Treble Headphone Channel	TREB_MAIN TREB_AUX
	bit[15:8] 78 _{hex} +15 dB 70 _{hex} +14 dB	
	$\begin{array}{ll} & & \\ 08_{hex} & +1 \text{ dB} \\ 00_{hex} & 0 \text{ dB} \\ F8_{hex} & -1 \text{ dB} \end{array}$	
	A8 _{hex} –11 dB A0 _{hex} –12 dB	
l	Higher resolution is possible: an LSB step results in a gain step of about 1/8 dB.	
	With positive treble settings, internal clipping may occur even with overall vol- ume less than 0 dB. This will lead to a clipped output signal. Therefore, it is not recommended to set treble to a value that, in conjunction with volume, would result in an overall positive gain.	
00 21 _{hex} 00 22 _{hex} 00 23 _{hex} 00 24 _{hex} 00 25 _{hex}	Equalizer Loudspeaker Channel Band 1 (below 120 Hz) Equalizer Loudspeaker Channel Band 2 (center: 500 Hz) Equalizer Loudspeaker Channel Band 3 (center: 1.5 kHz) Equalizer Loudspeaker Channel Band 4 (center: 5 kHz) Equalizer Loudspeaker Channel Band 5 (above: 10 kHz)	EQUAL_BAND1 EQUAL_BAND2 EQUAL_BAND3 EQUAL_BAND4 EQUAL_BAND5
	bit[15:8] 60 _{hex} +12 dB 58 _{hex} +11 dB	
	$\begin{array}{ll} & & \\ 08_{hex} & +1 \text{ dB} \\ 00_{hex} & 0 \text{ dB} \\ F8_{hex} & -1 \text{ dB} \end{array}$	
	A8 _{hex} –11 dB A0 _{hex} –12 dB	
	Higher resolution is possible: an LSB step results in a gain step of about 1/8 dB.	
	With positive equalizer settings, internal clipping may occur even with overall volume less than 0 dB. This will lead to a clipped output signal. Therefore, it is not recommended to set equalizer bands to a value that, in conjunction with volume, would result in an overall positive gain.	

Table 3–11: Write registers on I^2C subaddress 12_{hex} , continued

Register Address	Function)		Name
00 04 _{hex} 00 33 _{hex}	Loudness Loudspeaker Channel Loudness Headphone Channel			LOUD_MAIN LOUD_AUX
	bit[15:8]	Loudness 44 _{hex} 40 _{hex}	+17 dB	
		 04 _{hex} 03 _{hex} 02 _{hex} 01 _{hex} 00 _{hex}		
	bit[7:0]	Loudness 00 _{hex} 04 _{hex}		
	Higher re step of at			
	Loudness increases the volume of low- and high-frequency signals, while keep- ing the amplitude of the reference frequency constant. The intended loudness has to be set according to the actual volume setting. Because loudness intro- duces gain, it is not recommended to set loudness to a value that, in conjunction with volume, would result in an overall positive gain.			
	The corner frequency for bass amplification can be set to two different values. In Super Bass mode, the corner frequency is shifted up. The point of constant volume is shifted from 1 kHz to 2 kHz.			

Table 3–11: Write registers on I ² C subaddress 12 _{hex} , continued
--

Register Address	Function	ı		Name	
00 05 _{hex}	Spatial Effects Loudspeaker Channel			SPAT_MAIN	
	bit[15:8]	Effect Stro 7F _{hex} 3F _{hex}	ength Enlargement 100% Enlargement 50%		
		01 _{hex} 00 _{hex} FF _{hex}	Enlargement 0.78% Effect off reduction 0.78%		
		CO _{hex} 80 _{hex}	reduction 50% reduction 100%		
	bit[7:4]	Spatial Ef 0 _{hex} 2 _{hex}	ffect Mode Stereo Basewidth Enlargement (SBE) and Pseudo Stereo Effect (PSE). (Mode A) Stereo Basewidth Enlargement (SBE) only. (Mode B)		
	bit[3:0]	Spatial Ef O _{hex} 2 _{hex} 4 _{hex} 6 _{hex} 8 _{hex}	ffect High-Pass Gain max. high-pass gain 2/3 high-pass gain 1/3 high-pass gain min. high-pass gain automatic		
	There are	e several sp	patial effect modes available:		
	the incom Pseudo S strength the stere where lou	ning signal i Stereo Effec of the effect o image. A s udspeaker s	= 00_{hex}), the spatial effect depends on the source mode. If is mono, Pseudo Stereo Effect is active; for stereo signals, et and Stereo Basewidth Enlargement is effective. The is controllable by the upper byte. A negative value reduces strong spatial effect is recommended for small TV sets spacing is rather close. For large screen TV sets, a more ect is recommended.		
	In mode B, only Stereo Basewidth Enlargement is effective. For mono input sig- nals, the Pseudo Stereo Effect has to be switched on.				
	response value of (function f only sign quency re	e. With the lo 0 _{hex} yields a for L or R or als, but a lo	g, that all spatial effects affect amplitude and phase ower 4 bits, the frequency response can be customized. A a flat response for center signals (L = R), but a high-pass hly signals. A value of 6_{hex} has a flat response for L or R w-pass function for center signals. By using 8_{hex} , the fre- automatically adapted to the sound material by choosing an ain.		

Table 3–11: Write registers on I^2C subaddress 12_{hex} , continued

Register Address	Function	I		Name		
SUBWOOFER OUTPUT CHANNEL						
00 2C _{hex}	Subwoofer Level Adjustment					
	bit[15:8]	Subwoofe	er Level Adjustment	SUBW_LEVEL		
		0C _{hex}	+12 dB			
		 01 _{hex} 00 _{hex} FF _{hex}	+1 dB 0 dB –1 dB			
		 E3 _{hex} E2 _{hex}	–29 dB –30 dB			
		 80 _{hex}	Mute			
	bit[7:0]	Subwoofe	er Source Switch	SUBW_SRC		
		00 _{hex}	The output pin DACM_SUB is driven by the internally computed subwoofer signal (Lowpass signal of (L+R)/2).			
		01 _{hex}	The output pin DACM_SUB is driven by the I ² S3 input channel 8 (which is the right channel of source select address 10. In a Micronas digital multichannel sound environment, this is the subwoofer signal).			
00 2D _{hex}	Subwoofer Corner Frequency			SUBW_FREQ		
	bit[15:8]	540 _{dec}	corner frequency in 10 Hz steps (range: 50400 Hz)			
	If MDB is a Frequency MDB_LP r 1.5×MDB_					
	Subwoofer Complementary High-Pass Filter			SUBW_HP		
	bit[7:0]	00 _{hex} 01 _{hex}	loudspeaker channel unfiltered a complementary high-pass is processed in the loud- speaker output channel			
		02 _{hex}	MDB added onto main channel			
MDB CON		ISTERS				
00 68 _{hex}	MDB Effe	ect Strengt	h	MDB_STR		
	bit[15:8]	00 _{hex} 7F _{hex}	MDB OFF (default) maximum MDB			
	bit[7:0]	00 _{hex}	must be zero			
		effect stren MDB effect	ngth can be adjusted in 1dB steps. A value of 44 _{hex} will yield ct.			

Table 3–11: Write registers on I^2C subaddress 12_{hex} , continued

Register Address	Function	Name		
00 69 _{hex}	MDB Amplitude Limit			MDB_LIM
	bit[15:8]	00 _{hex} FF _{hex}	0 dBFS (default limitation) –1 dBFS	
		 E0 _{hex}	-32 dBFS	
	bit[7:0]	00 _{hex}	must be zero	
	of the MD the MDB	B relative is automat	E Limit defines the maximum allowed amplitude at the output to 0 dbFS. If the amplitude exceeds MDB_LIM, the gain of ically reduced. Note that the Volume Clipping Mode must be e page 33).	
00 6A _{hex}	MDB Har	rmonic Co	ntent	MDB_HMC
	bit[15:8]	00 _{hex} 3F _{hex} 7F _{hex}	no harmonics are added (default) 50% fundamentals + 50% harmonics 100% harmonics	
	bit[7:0]	00 _{hex}	must be zero	
	MDB creates harmonics of the frequencies below the MDB highpass frequency (MDB_HP). The variable MDB_HMC describes the ratio of the harmonics towards the original signal.			
00 6B _{hex}	MDB Lov	w Pass Co	rner Frequency	MDB_LP
	bit[15:8]	5 _{dec} 6 _{dec}	50 Hz 60 Hz	
		 30 _{dec}	300 Hz	
	bit[7:0]	00 _{hex}	must be zero	
	The MDB lowpass corner frequency (range 50300 Hz) defines the upper cor- ner frequency of the MDB bandpass filter. Recommended values are the same as for the MDB highpass corner frequency (MDB_HP).			
00 6C _{hex}	MDB Hig	h Pass Co	orner Frequency	MDB_HP
	bit[15:8]	2 _{dec} 3 _{dec}	20 Hz 30 Hz	
		 30 _{dec}	300 Hz	
	bit[7:0]	00 _{hex}	must be zero	
	MDB ban low frequ ommende	dpass filte ency comp	corner frequency defines the lower corner frequency of the r. The highpass filter avoids loading the loudspeakers with ponents that are below the speakers' cut off frequency. Record subwoofer systems are around 5 (=50 Hz), for regular TV 00 Hz).	

Table 3–11: Write registers on I²C subaddress 12_{hex}, continued

Table 3–11: Write registers on I ² C subaddress f	12 _{hex} ,	continued
--	---------------------	-----------

Register Address	Function	l		Name
SCART OL	JTPUT CH	ANNEL		
00 07 _{hex} 00 40 _{hex}	Volume SCART1 Output Channel Volume SCART2 Output Channel			VOL_SCART1 VOL_SCART2
	bit[15:8]		able with 1 dB step size +12 dB (maximum volume) +11 dB	
		 74 _{hex} 73 _{hex} 72 _{hex}	0 dB	
		02 _{hex} 01 _{hex} 00 _{hex}	–113 dB –114 dB Mute (reset condition)	
	bit[7:5]	higher re 0 1	solution volume table +0 dB +0.125 dB increase in addition to the volume table	
		 7	+0.875 dB increase in addition to the volume table	
	bit[4:0]	01 _{hex}	this must be 01 _{hex}	

Table 3–11: Write registers on I ² C subaddress	12 _{hex} ,	continued
--	---------------------	-----------

Register Address	Function	1		Name		
SCART SWITCHES AND DIGITAL I/O PINS						
00 13 _{hex}	ACB Reg		ACB_REG			
	Defines tl switches	he level of th	e digital output pins and the position of the SCART			
	bit[15]	0/1	low/high of digital output pin D_CTR_I/O_1 (MODUS[3]=0)			
	bit[14]	0/1	low/high of digital output pin D_CTR_I/O_0 (MODUS[3]=0)			
	bit[13:5]	xxxx00xx0 xxxx01xx0	MONO to DSP input (Set Sound A Mono in the channel matrix mode for the corresponding output channels)			
		xxxx10xx0 xxxx11xx0 xxxx00xx1 xxxx11xx1	SCART2 to DSP input SCART3 to DSP input SCART4 to DSP input mute DSP input			
	bit[13:5]	xx00xxx0x xx01xxx0x xx10xxx0x xx11xxx0x xx00xxx1x xx01xxx1x xx10xxx1x	Output Select SCART3 input to SCART1 output (RESET position) SCART2 input to SCART1 output MONO input to SCART1 output SCART1 DA to SCART1 output SCART2 DA to SCART1 output SCART1 input to SCART1 output SCART4 input to SCART1 output mute SCART1 output			
	bit[13:5]	00xxxx0xx 01xxxx0xx 10xxxx0xx	Output Select SCART1 DA to SCART2 output (RESET position) SCART1 input to SCART2 output MONO input to SCART2 output SCART2 DA to SCART2 output SCART2 input to SCART2 output SCART3 input to SCART2 output SCART4 input to SCART2 output mute SCART2 output			
	bit[4:0]	must be ze	ro			
	The RESET position becomes active at the time of the first write transmission on the control bus to the audio processing part. By writing to the ACB register first, the RESET state can be redefined.					
BEEPER	1			1		
00 14 _{hex}	Beeper V	/olume and	Frequency	BEEPER		
	bit[15:8]	- IIEX	lume off maximum volume			
	bit[7:0]	40 _{hex}	equency 16 Hz (lowest) 1 kHz 4 kHz			

3.3.2.7. Read Registers on I²C Subaddress 13_{hex}

```
Table 3–12: Read registers on I<sup>2</sup>C subaddress 13<sub>hex</sub>
```

Register Address	Function	١		Name
QUASI-PE	AK DETEC	TOR REA	DOUT	
00 19 _{hex} 00 1A _{hex}	Quasi-Pe Quasi-Pe	QPEAK_L QPEAK_R		
	bit[15:0]	0 _{hex} 7F	FFF _{hex} values are 16 bit two's complement (only positive)	
MSP 44x0	G VERSIO		JT REGISTERS	
00 1E _{hex}	MSP Har	dware Vei	rsion Code	MSP_HARD
	bit[15:8]	02 _{hex}	MSP 44x0G - <u>B</u> 8	
	A change in the hardware version code defines hardware optimizations that may have influence on the chip's behavior. The readout of this register is iden- tical to the hardware version code in the chip's imprint.			
	MSP Family Code			MSP_FAMILY
	bit[7:4]	1 _{hex}	<u>MSP 44</u> x0G - B8	
	MSP Major Revision Code			MSP_REVISION
	bit[3:0]	07 _{hex}	MSP 44x0 <u>G</u> - B8	
00 1F _{hex}	MSP Product Code			MSP_PRODUCT
	bit[15:8]	0A _{hex} 14 _{hex} 28 _{hex} 32 _{hex}	MSP 44 <u>10</u> G - B8 MSP 44 <u>20</u> G - B8 MSP 44 <u>40</u> G - B8 MSP 44 <u>50</u> G - B8	
	By means which TV			
	MSP RO	M Version	Code	MSP_ROM
	bit[7:0]	48 _{hex}	MSP 44x0G - B <u>8</u>	
	A change in the ROM version code defines internal software optimizations, that may have influence on the chip's behavior, e.g. new features may have been included. While a software change is intended to create no compatibility problems, customers that want to use the new functions can identify new MSP 44x0G versions according to this number.			
			ty problems with MSP 3410B and MSP 34x0D, an offset of e ROM version code of the chip's imprint.	

3.4. Programming Tips

This section describes the preferred method for initializing the MSP 44x0G. The initialization is grouped into four sections:

- SCART Signal Path (analog signal path)
- Demodulator
- SCART and I²S Inputs
- Output Channels

See Fig. 2–1 on page 10 for a complete signal flow.

SCART Signal Path

- 1. Select analog input for the SCART baseband processing (SCART DSP Input Select) by means of the ACB register.
- 2. Select the source for each analog SCART output (SCART Output Select) by means of the ACB register.

Demodulator

For a complete setup of the TV sound processing from analog IF input to the source selection, the following steps must be performed:

- 1. Set MODUS register to the preferred mode and Sound IF input.
- 2. Choose preferred prescale (FM and NICAM) values.
- 3. Write STANDARD SELECT register.
- If Automatic Sound Select is not active: Choose FM matrix repeatedly according to the sound mode indicated in the STATUS register.

SCART and I²S Inputs

- 1. Select preferred prescale for SCART.
- Select preferred prescale for I²S inputs (set to 0 dB after RESET).

Output Channels

- 1. Select the source channel and matrix for each output channel.
- 2. Set audio baseband processing.
- 3. Select volume for each output channel.

3.5. Examples of Minimum Initialization Codes

Initialization of the MSP 44x0G according to these listings reproduces sound of the selected standard on the loudspeaker output. All numbers are hexadecimal. The examples have the following structure:

- 1. Perform an I^2C controlled reset of the IC.
- 2. Write MODUS register (with Automatic Sound Select).
- 3. Set Source Selection for loudspeaker channel (with matrix set to STEREO).
- 4. Set Prescale (FM and/or NICAM and dummy FM matrix).
- 5. Write STANDARD SELECT register.
- 6. Set Volume loudspeaker channel to 0 dB.

3.5.1. B/G-FM (A2 or NICAM)

<80	00	80 00>	// Softreset
<80	00	00 00>	
<80	10	00 30 20 03>	// MODUS-Register: Automatic = on
<80	12	00 08 03 20>	// Source Sel. = (St or A) & Ch. Matr. = St
<80	12	00 0E 24 03>	// FM/AM-Prescale = 24 _{hex} , FM-Matrix = MONO/SOUNDA
<80	12	00 10 5A 00>	// NICAM-Prescale = 5A _{hex}
<80	10	00 20 00 03>	// Standard Select: A2 B/G or NICAM B/G
		or	
<80	10	00 20 00 08>	
<80	12	00 00 73 00>	// Loudspeaker Volume 0 dB

3.5.2. BTSC-Stereo

<80 00 80 00>	// Softreset
<80 00 00 00>	
<80 10 00 30 20 03>	// MODUS-Register: Automatic = on
<80 12 00 08 03 20>	// Source Sel. = (St or A) & Ch. Matr. = St
<80 12 00 0E 24 03>	// FM/AM-Prescale = 24 _{hex} , FM-Matrix = Sound A Mono
<80 10 00 20 00 20>	// Standard Select: BTSC-STEREO
<80 12 00 00 73 00>	// Loudspeaker Volume 0 dB

3.5.3. BTSC-SAP with SAP at Loudspeaker Channel

<80 00 80 00>	// Softreset
<80 00 00 00>	
<80 10 00 30 20 03>	// MODUS-Register: Automatic = on
<80 12 00 08 04 20>	// Source Sel. = (St or B) & Ch. Matr. = St
<80 12 00 0E 24 03>	// FM/AM-Prescale = 24 _{hex} , FM-Matrix = Sound A Mono
<80 10 0020 0021>	// Standard Select: BTSC-SAP
<80 12 00 00 73 00>	// Loudspeaker Volume 0 dB

3.5.4. FM-Stereo Radio

<80 00 80 00>	// Softreset
<80 00 00 00>	
<80 10 00 30 20 03>	// MODUS-Register: Automatic = on
<80 12 00 08 03 20>	// Source Sel. = (St or A) & Ch. Matr. = St
<80 12 00 0E 24 03>	// FM/AM-Prescale = 24 _{hex} , FM-Matrix = Sound A Mono
<80 10 00 20 00 40>	// Standard Select: FM-STEREO-RADIO
<80 12 00 00 73 00>	// Loudspeaker Volume 0 dB

3.5.5. Automatic Standard Detection

A detailed software flow diagram is shown in Fig. 3–1 on page 46.

<80	00	80 00>	>	// Softreset
<80	00	00 00>	>	
<80	10	00 30	20 03>	// MODUS-Register: Automatic = on
<80	12	00 08	03 20>	// Source Sel. = (St or A) & Ch. Matr. = St
<80	12	00 0E	24 03>	// FM/AM-Prescale = 24 _{hex} , FM-Matrix = Sound A Mono
<80	12	00 10	5A 00>	// NICAM-Prescale = 5A _{hex}
<80	10	00 20	00 01>	<pre>// Standard Select: Automatic Standard Detection</pre>
// Wa	ait ti	II STAN	IDARD RI	ESULT contains a value \leq 07FF
// IF	STA	NDAR	D RESUL	T contains 0000
				// do some error handling
// EL	SE			
<80	12	00 00	73 00>	// Loudspeaker Volume 0 dB

3.5.6. SCART1 Input to Loudspeaker in Stereo Sound

<80 00 80 00>	// reset
<80 00 00 00>	
<80 12 00 08 02 20>	// source loudspeaker = scart, stereo
<80 12 00 0d 19 00>	// prescale scart
<80 12 00 00 73 00>	// volume main = 0dB

3.5.7. Software Flow for Interrupt driven STATUS Check

A detailed software flow diagram is shown in Fig. 3–1 on page 46.

If the D_CTR_I/O_1 pin of the MSP 44x0G is connected to an interrupt input pin of the controller, the following interrupt handler can be applied to be automatically called with each status change of the MSP 44x0G. The interrupt handler may adjust the TV display according to the new status information.

Interrupt Handler:

<80 11 02 00 <81 dd dd> // Read STATUS

// Return from Interrupt

^{//} adjust TV display with given status information






Fig. 3–1: Software flow diagram for a minimum demodulator setup for a European Multistandard TV set applying the Automatic Sound Select feature

4. Specifications

4.1. Outline Dimensions




SPGS705000-3(P80)/1E




 $15 \ge 0.5 = 7.5 \pm 0.1$ 0.145 ± 0.055 0.5 **48 33** 1888888888888888888 49 32 $15 \times 0.5 = 7.5 \pm 0.1$ 0.5 12 ±0.2 000 0.22 ± 0.05 75 64 17 1 16 1.4 ± 0.05 1.75 -10 ± 0.1 - 12 ± 0.2 0.1 1.5 ± 0.1

SPGS707000-1/1E

Fig. 4–2: 64-Pin Plastic Low-Profile Quad Flat Pack (PLQFP64) Weight approximately 0.35 g Dimensions in mm





4.2. Pin Connections and Short Descriptions

NC = not connected; leave vacant LV = if not used, leave vacant X = obligatory; connect as described in circuit diagram DVSS: if not used, connect to DVSS AHVSS: connect to AHVSS

Pin No.		Pin Name	Туре	Connection	Short Description	
PQFP 80-pin	PLQFP 64-pin	PSDIP 64-pin			(If not used)	
1	64	8	NC		LV	Not connected
2	1	9	I2C_CL	IN/OUT	Х	I ² C clock
3	2	10	I2C_DA	IN/OUT	Х	I ² C data
4	3	11	I2S_CL	IN/OUT	LV	I ² S clock
5	4	12	I2S_WS	IN/OUT	LV	I ² S word strobe
6	5	13	I2S_DA_OUT	OUT	LV	I ² S data output
7	6	14	I2S_DA_IN1	IN	LV	I ² S1 data input
8	7	15	ADR_DA	OUT	LV	ADR data output
9	8	16	ADR_WS	OUT	LV	ADR word strobe
10	9	17	ADR_CL	OUT	LV	ADR clock
11	_	_	DVSUP		Х	Digital power supply 5 V
12	_	_	DVSUP		Х	Digital power supply 5 V

	Pin No.		Pin Name	Type Connection		Short Description
PQFP 80-pin	PLQFP 64-pin	PSDIP 64-pin			(If not used)	
13	10	18	DVSUP		Х	Digital power supply 5 V
14	-	_	DVSS		Х	Digital ground
15	-	_	DVSS		Х	Digital ground
16	11	19	DVSS		Х	Digital ground
_	12	20	I2S_DA_IN2/3	IN	LV	I ² S2/3-data input
17	_	_	I2S_DA_IN2	IN	LV	PQFP80: pin 22 separate I2S_DA_IN3
18	13	21	NC		LV	Not connected
19	14	22	I2S_CL3	IN/OUT	LV	I ² S3 clock
20	15	23	I2S_WS3	IN/OUT	LV	I ² S3 word strobe
21	16	24	RESETQ	IN	Х	Power-on-reset
22	-	_	I2S_DA_IN3	IN	LV	I ² S3-data input
23	-	_	NC		LV	Not connected
24	17	25	DACA_R	OUT	LV	Headphone out, right
25	18	26	DACA_L	OUT	LV	Headphone out, left
26	19	27	VREF2		Х	Reference ground 2
27	20	28	DACM_R	OUT	LV	Loudspeaker out, right
28	21	29	DACM_L	OUT	LV	Loudspeaker out, left
29	22	30	NC		LV	Not connected
30	23	31	DACM_SUB	OUT	LV	Subwoofer output
31	24	32	NC		LV	Not connected
32	-	-	NC		LV	Not connected
33	25	33	SC2_OUT_R	OUT	LV	SCART output 2, right
34	26	34	SC2_OUT_L	OUT	LV	SCART output 2, left
35	27	35	VREF1		Х	Reference ground 1
36	28	36	SC1_OUT_R	OUT	LV	SCART output 1, right
37	29	37	SC1_OUT_L	OUT	LV	SCART output 1, left
38	30	38	CAPL_A		Х	Volume capacitor AUX
39	31	39	AHVSUP		Х	Analog power supply 8 V
40	32	40	CAPL_M		Х	Volume capacitor MAIN
41	-	_	NC		LV	Not connected
42	-	_	NC		LV	Not connected

	Pin No.		Pin Name	Туре	Connection	Short Description
PQFP 80-pin	PLQFP 64-pin	PSDIP 64-pin			(If not used)	
43	-	_	AHVSS		Х	Analog ground
44	33	41	AHVSS		X	Analog ground
45	34	42	AGNDC		Х	Analog reference voltage
46	-	_	NC		LV or AHVSS	Not connected
47	35	43	SC4_IN_L	IN	LV	SCART 4 input, left
48	36	44	SC4_IN_R	IN	LV	SCART 4 input, right
49	37	45	ASG		AHVSS	Analog Shield Ground
50	38	46	SC3_IN_L	IN	LV	SCART 3 input, left
51	39	47	SC3_IN_R	IN	LV	SCART 3 input, right
52	40	48	ASG		AHVSS	Analog Shield Ground
53	41	49	SC2_IN_L	IN	LV	SCART 2 input, left
54	42	50	SC2_IN_R	IN	LV	SCART 2 input, right
55	43	51	ASG		AHVSS	Analog Shield Ground
56	44	52	SC1_IN_L	IN	LV	SCART 1 input, left
57	45	53	SC1_IN_R	IN	LV	SCART 1 input, right
58	-	_	NC		LV	Not connected
59	46	54	VREFTOP		X	Reference voltage IF A/D converter
60	47	55	MONO_IN	IN	LV	Mono input
61	-	_	AVSS		Х	Analog ground
62	48	56	AVSS		Х	Analog ground
63	-	_	NC		LV	Not connected
64	-	-	NC		LV	Not connected
65	-	_	AVSUP		Х	Analog power supply 5 V
66	49	57	AVSUP		Х	Analog power supply 5 V
67	50	58	ANA_IN1+	IN	LV	IF input 1
68	51	59	ANA_IN-	IN	AVSS via 56 pF / LV	IF common (can be left vacant only if IF input 1 is also not in use)
69	52	60	ANA_IN2+	IN	AVSS via 56 pF / LV	IF input 2 (can be left vacant, only if IF input 1 is also not in use)
70	53	61	TESTEN	IN	Х	Test pin

	Pin No.		Pin Name	Туре	Connection	Short Description
PQFP 80-pin	PLQFP 64-pin	PSDIP 64-pin			(If not used)	
71	54	62	XTAL_IN	IN	Х	Crystal oscillator
72	55	63	XTAL_OUT	OUT	Х	Crystal oscillator
73	56	64	ТР		LV	Test pin
74	57	1	AUD_CL_OUT	OUT	LV	Audio clock output (18.432 MHz)
75	58	2	NC		LV	Not connected
76	59	3	NC		LV	Not connected
77	60	4	D_CTR_I/O_1	IN/OUT	LV	D_CTR_I/O_1
78	61	5	D_CTR_I/O_0	IN/OUT	LV	D_CTR_I/O_0
79	62	6	ADR_SEL	IN	Х	I ² C Bus address select
80	63	7	STANDBYQ	IN	Х	Stand-by (low-active)

4.3. Pin Descriptions

I2C_CL – I^2C Clock Input/Output (Fig. 4–14) Via this pin, the I^2C -bus clock signal has to be supplied. The signal can be pulled down by the MSP in case of wait conditions.

I2C_DA – I^2C Data Input/Output (Fig. 4–14) Via this pin, the I^2C -bus data is written to or read from the MSP.

I2S_CL – I^2S Clock Input/Output (Fig. 4–15) Clock line for the I^2S bus. In master mode, this line is driven by the MSP; in slave mode, an external I^2S clock has to be supplied.

I2S_WS – I^2S Word Strobe Input/Output (Fig. 4–15) Word strobe line for the I^2S bus. In master mode, this line is driven by the MSP; in slave mode, an external I^2S word strobe has to be supplied.

I2S_DA_OUT – I^2S Data Output (Fig. 4–19) Output of digital serial sound data of the MSP on the I^2S bus.

I2S_DA_IN1 – I^2S Data Input 1 (Fig. 4–11) First input of digital serial sound data to the MSP via the I^2S bus.

ADR_DA – ADR Bus Data Output (Fig. 4–19) Output of digital serial data to the DRP 3510A via the ADR bus. **ADR_WS** – ADR Bus Word Strobe Output (Fig. 4–19) Word strobe output for the ADR bus.

ADR_CL – ADR Bus Clock Output (Fig. 4–19) Clock line for the ADR bus.

DVSUP* – Digital Supply Voltage Power supply for the digital circuitry of the MSP. Must be connected to a +5 V power supply.

DVSS* – Digital Ground Ground connection for the digital circuitry of the MSP.

I2S_DA_IN2/3 – I²S Data Input (Fig. 4–11)

This pin is connected to the second data input of the synchronous I^2S -bus interface (= $I2S_DA_IN2$) and in parallel to the data input of the multichannel I^2S -bus interface (= $I2S_DA_IN3$). With source select, the required input is chosen (not available for PQFP80 package).

I2S_DA_IN2 – I^2S Data Input 2 (Fig. 4–11) Second input of digital serial sound data to the MSP via the I^2S bus.

I2S_WS3 – I^2S Word Strobe Input/Output (Fig. 4–15) Word strobe line for the asynchronous I^2S bus. Since only a slave mode is available an external I^2S word strobe has to be supplied.

RESETQ - Reset Input (Fig. 4-7)

In the steady state, high level is required. A low level resets the MSP 44x0G.

$I2S_DA_IN3 - I^2S$ Data Input 3 (Fig. 4–11)

Input of digital serial sound data to the MSP via the multichannel I^2S bus (only available for PQFP80 package).

DACA_R/L – Headphone Outputs (Fig. 4–17)

Output of the headphone signal. A 1-nF capacitor to AHVSS must be connected to these pins. The DC offset on these pins depends on the selected headphone volume.

VREF2 – Reference Ground 2

Reference analog ground. This pin must be connected separately to ground (AHVSS). VREF2 serves as a clean ground and should be used as the reference for analog connections to the loudspeaker and headphone outputs.

DACM_R/L – Loudspeaker Outputs (Fig. 4–17)

Output of the loudspeaker signal. A 1-nF capacitor to AHVSS must be connected to these pins. The DC offset on these pins depends on the selected loudspeaker volume.

DACM_SUB - Subwoofer Output (Fig. 4-17)

Output of the subwoofer signal. A 1-nF capacitor to AHVSS must be connected to this pin. Due to the low frequency content of the subwoofer output, the value of the capacitor may be increased for better suppression of high-frequency noise. The DC offset on this pin depends on the selected loudspeaker volume.

SC2_OUT_R/L - SCART2 Outputs (Fig. 4-18)

Output of the SCART2 signal. Connections to these pins must use a $100-\Omega$ series resistor and are intended to be AC-coupled.

VREF1 - Reference Ground 1

Reference analog ground. This pin must be connected separately to ground (AHVSS). VREF1 serves as a clean ground and should be used as the reference for analog connections to the SCART outputs.

SC1_OUT_R/L – SCART1 Outputs (Fig. 4–18)

Output of the SCART1 signal. Connections to these pins must use a $100-\Omega$ series resistor and are intended to be AC-coupled.

CAPL_A – Volume Capacitor Headphone (Fig. 4–20) A 10- μ F capacitor to AHVSUP must be connected to this pin. It serves as a smoothing filter for headphone volume changes in order to suppress audible plops. The value of the capacitor can be lowered to 1- μ F if faster response is required. The area encircled by the trace lines should be minimized; keep traces as short as possible. This input is sensitive for magnetic induction.

AHVSUP* – Analog Power Supply High Voltage Power is supplied via this pin for the analog circuitry of the MSP (except IF input). This pin must be connected to the +8 V supply.

CAPL_M – Volume Capacitor Loudspeaker (Fig. 4–20) A 10- μ F capacitor to AHVSUP must be connected to this pin. It serves as a smoothing filter for loudspeaker volume changes in order to suppress audible plops. The value of the capacitor can be lowered to 1 μ F if faster response is required. The area encircled by the trace lines should be minimized; keep traces as short as possible. This input is sensitive for magnetic induction.

AHVSS* – Ground for Analog Power Supply

High Voltage

Ground connection for the analog circuitry of the MSP (except IF input).

AGNDC – Internal Analog Reference Voltage

This pin serves as the internal ground connection for the analog circuitry (except IF input). It must be connected to the VREF pins with a 3.3- μ F and a 100-nF capacitor in parallel. This pins shows a DC level of typically 3.73 V.

SC4_IN_L/R - SCART4 Inputs (Fig. 4-10)

The analog input signal for SCART4 is fed to this pin. Analog input connection must be AC-coupled.

ASG - Analog Shield Ground

Analog ground (AHVSS) should be connected to this pin to reduce cross-coupling between SCART inputs.

SC3_IN_L/R – SCART3 Inputs (Fig. 4–10)

The analog input signal for SCART3 is fed to this pin. Analog input connection must be AC-coupled.

ASG - Analog Shield Ground

Analog ground (AHVSS) should be connected to this pin to reduce cross-coupling between SCART inputs.

SC2_IN_L/R - SCART2 Inputs (Fig. 4-10)

The analog input signal for SCART2 is fed to this pin. Analog input connection must be AC-coupled.

ASG – Analog Shield Ground

Analog ground (AHVSS) should be connected to this pin to reduce cross-coupling between SCART inputs.

SC1_IN_L/R - SCART1 Inputs (Fig. 4-10)

The analog input signal for SCART1 is fed to this pin. Analog input connection must be AC-coupled.

VREFTOP – Reference Voltage IF A/D Converter (Fig. 4–12)

Via this pin, the reference voltage for the IF A/D converter is decoupled. It must be connected to AVSS pins with a 10- μ F and a 100-nF capacitor in parallel. Traces must be kept short.

MONO_IN - Mono Input (Fig. 4-10)

The analog mono input signal is fed to this pin. Analog input connection must be AC-coupled.

AVSS* – Ground for Analog Power Supply Voltage Ground connection for the analog IF input circuitry of the MSP.

AVSUP* – Analog Power Supply Voltage Power is supplied via this pin for the analog IF input circuitry of the MSP. This pin must be connected to the

ANA_IN1+ - IF Input 1 (Fig. 4–12)

+5 V supply.

The analog sound IF signal is supplied to this pin. Inputs must be AC-coupled. This pin is designed as symmetrical input: ANA_IN1+ is internally connected to one input of a symmetrical op amp, ANA_IN- to the other.

ANA_IN– – IF Common (Fig. 4–12)

This pins serves as a common reference for ANA_IN1/ 2+ inputs.

ANA_IN2+ – IF Input 2 (Fig. 4–12)

The analog sound if signal is supplied to this pin. Inputs must be AC-coupled. This pin is designed as symmetrical input: ANA_IN2+ is internally connected to one input of a symmetrical op amp, ANA_IN– to the other.

TESTEN – Test Enable Pin (Fig. 4–8)

This pin enables factory test modes. For normal operation, it must be connected to ground.

XTAL_IN, XTAL_OUT – Crystal Input and Output Pins (Fig. 4–16)

These pins are connected to an 18.432 MHz crystal oscillator which is digitally tuned by integrated shunt capacitances. An external clock can be fed into XTAL_IN. The audio clock output signal AUD_CL_OUT is derived from the oscillator. External capacitors at each crystal pin to ground (AVSS) are required. It should be verified by layout, that no supply current for the digital circuitry is flowing through the ground connection point.

TP – This pin enables factory test modes. For normal operation, it must be left vacant.

AUD_CL_OUT – Audio Clock Output (Fig. 4–16) This is the 18.432 MHz main clock output.

D_CTR_I/O_1/0 – Digital Control Input/Output Pins (Fig. 4–15)

General purpose input/output pins. Pin D_CTR_I/O_1 can be used as an interrupt request pin to the controller.

ADR_SEL – I²C Bus Address Select (Fig. 4–13)

By means of this pin, one of three device addresses for the MSP can be selected. The pin can be connected to ground (I^2C device addresses $80/81_{hex}$), to +5 V supply ($84/85_{hex}$), or left open ($88/89_{hex}$).

STANDBYQ - Stand-by

In normal operation, this pin must be high. If the MSP 44x0G is switched off by first pulling STANDBYQ low and then (after >1 μ s delay) switching off DVSUP and AVSUP, but keeping AHVSUP (**'Standby'-mode**), the SCART switches maintain their position and function.

* Application Note:

All ground pins should be connected to one low-resistive ground plane. All supply pins should be connected separately with short and low-resistive lines to the power supply. Decoupling capacitors from DVSUP to DVSS, AVSUP to AVSS, and AHVSUP to AHVSS are recommended as closely as possible to these pins. Decoupling of DVSUP and DVSS is most important. We recommend using more than one capacitor. By choosing different values, the frequency range of active decoupling can be extended. In our application boards we use: 220 pF, 470 pF, 1.5 nF, and 10 μ F. The capacitor with the lowest value should be placed nearest to the DVSUP and DVSS pins.

The ASG pins should be connected as closely as possible to the MSP ground. If they are lead with the SCART-inputs as shielding lines, they should not be connected to ground at the SCART connector.

4.4. Pin Configurations




Fig. 4-4: PQFP80 package




Fig. 4-5: PLQFP64 package

MSP 44x0G

				7
AUD_CL_OUT	1	\bigcirc	64	ТР
NC	2		63	XTAL_OUT
NC	3		62	XTAL_IN
D_CTR_I/O_1	4		61	TESTEN
D_CTR_I/O_0	5		60	ANA_IN2+
ADR_SEL	6		59	ANA_IN-
STANDBYQ	7		58	ANA_IN+
NC D	8		57	AVSUP
I2C_CL	9		56	AVSS
I2C_DA	10		55	MONO_IN
I2S_CL	11		54	VREFTOP
125_WS	12		53	SC1_IN_R
I2S_DA_OUT	13		52	SC1_IN_L
I2S_DA_IN1	14	Q	51	ASG
ADR_DA	15	X	50	SC2_IN_R
ADR_WS	16	4	49	SC2_IN_L
ADR_CL	17		48	ASG
DVSUP	18	ວ	47	SC3_IN_R
DVSS	19	Σ	46	SC3_IN_L
I2S_DA_IN2/3	20		45	ASG
NC	21		44	SC4_IN_R
I2S_CL3	22		43	SC4_IN_L
12S_WS3	23		42	AGNDC
RESETQ	24		41	AHVSS
DACA_R	25		40	CAPL_M
DACA_L	26		39	AHVSUP
VREF2	27		38	CAPL_A
DACM_R	28		37	SC1_OUT_L
DACM_L	29		36	SC1_OUT_R
NC	30		35	VREF1
NC D	31		34	SC2_OUT_L
NC [32		33	SC2_OUT_R
				-

Fig. 4-6: PSDIP64 package

4.5. Pin Circuits




Fig. 4-7: Input Pin: RESETQ




Fig. 4-8: Input Pin TESTEN




Fig. 4-9: Input Pin: MONO_IN




Fig. 4-10: Input Pins: SC4-1_IN_L/R




Fig. 4–11: Input Pins: I2S_DA_IN1..3, STANDBYQ




Fig. 4–12: Input Pins: VREFTOP, ANA_IN1+, ANA_IN-, ANA_IN2+






Fig. 4-13: Input Pin: ADR_SEL




Fig. 4-14: Input/Output Pins: I2C_CL, I2C_DA




Fig. 4-15: Input/Output Pins: I2S_CL, I2S_WS, D_CTR_I/O_1, D_CTR_I/O_0, I2S_CL3, I2S_WS3




Fig. 4–16: Input/Output Pins: XTAL_IN, XTAL_OUT, AUD_CL_OUT




Fig. 4-17: Output Pins: DACA_R/L, DACM_R/L, DACM_SUB




Fig. 4-18: Output Pins: SC_2_OUT_R/L, SC_1_OUT_R/L




Fig. 4–19: Output Pins: I2S_DA_OUT, ADR_DA, ADR_WS, ADR_CL




Fig. 4-20: Capacitor Pins: CAPL_A, CAPL_M




Fig. 4-21: Pin: AGNDC

4.6. Electrical Characteristics

4.6.1. Absolute Maximum Ratings

Symbol	Parameter	Pin Name	Min.	Max.	Unit
T _A	Ambient Operating Temperature	_	0	70	°C
Τ _S	Storage Temperature	_	-40	125	°C
V _{SUP1}	First Supply Voltage	AHVSUP	-0.3	9.0	V
V _{SUP2}	Second Supply Voltage	DVSUP	-0.3	6.0	V
V _{SUP3}	Third Supply Voltage	AVSUP	-0.3	6.0	V
$\mathrm{dV}_{\mathrm{SUP23}}$	Voltage between AVSUP and DVSUP	AVSUP, DVSUP	-0.5	0.5	V
P _{TOT}	Power Dissipation PSDIP64 PQFP80 PLQFP64	AHVSUP, DVSUP, AVSUP		1300 1000 960	mW mW mW
V _{Idig}	Input Voltage, all Digital Inputs		-0.3	V _{SUP2} +0.3	V
I _{Idig}	Input Current, all Digital Pins	_	-20	+20	mA ¹⁾
V _{lana}	Input Voltage, all Analog Inputs	SCn_IN_s, ²⁾ MONO_IN	-0.3	V _{SUP1} +0.3	V
I _{lana}	Input Current, all Analog Inputs	SCn_IN_s, ²⁾ MONO_IN	-5	+5	mA ¹⁾
I _{Oana}	Output Current, all SCART Outputs	SCn_OUT_s ²⁾	3), 4)	3), 4)	
I _{Oana}	Output Current, all Analog Outputs except SCART Outputs	DACp_s ²⁾	3)	3)	
I _{Cana}	Output Current, other pins connected to capacitors	CAPL_p, ²⁾ AGNDC	3)	3)	

²⁾ "n" means "1", "2", "3", or "4", "s" means "L" or "R", "p" means "M" or "A"

³⁾ The analog outputs are short-circuit proof with respect to First Supply Voltage and ground.

⁴⁾ Total chip power dissipation must not exceed absolute maximum rating.

Stresses beyond those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions/Characteristics" of this specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

4.6.2. Recommended Operating Conditions (T_A = 0 to 70 °C)

4.6.2.1. General Recommended Operating Conditions

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit
V _{SUP1}	First Supply Voltage (AHVSUP = 8 V)	AHVSUP	7.6	8.0	8.7	V
	First Supply Voltage (AHVSUP = 5 V)		4.75	5.0	5.25	V
V _{SUP2}	Second Supply Voltage	DVSUP	4.75	5.0	5.25	V
V _{SUP3}	Third Supply Voltage	AVSUP	4.75	5.0	5.25	V
t _{STBYQ1}	STANDBYQ Setup Time before Turn-off of Second Supply Voltage	STANDBYQ, DVSUP	1			μs

4.6.2.2. Analog Input and Output Recommendations

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit
C _{AGNDC}	AGNDC-Filter-Capacitor	AGNDC	-20%	3.3		μF
	Ceramic Capacitor in Parallel		-20%	100		nF
C _{inSC}	DC-Decoupling Capacitor in front of SCART Inputs	SCn_IN_s ¹⁾	-20%	330		nF
V _{inSC}	SCART Input Level				2.0	V _{RMS}
V _{inMONO}	Input Level, Mono Input	MONO_IN			2.0	V _{RMS}
R _{LSC}	SCART Load Resistance	SCn_OUT_s ¹⁾	10			kΩ
C _{LSC}	SCART Load Capacitance				6.0	nF
C _{VMA}	Main/AUX Volume Capacitor	CAPL_p ¹⁾		10		μF
C _{FMA}	Main/AUX Filter Capacitor	DACp_s ¹⁾	-10%	1	+10%	nF
¹⁾ "n" means "	1", "2", "3", or "4", "s" means "L" or "R",	"p" means "M" or "A	"			

4.6.2.3. Recommendations for Analog Sound IF Input Signal

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit
C _{VREFTOP}	VREFTOP-Filter-Capacitor	VREFTOP	-20%	10		μF
	Ceramic Capacitor in Parallel		-20%	100		nF
F _{IF_FMTV}	Analog Input Frequency Range for TV Applications	ANA_IN1+, ANA_IN2+,	0		9	MHz
F _{IF_FMRADIO}	Analog Input Frequency for FM-Radio Applications	ANA_IN–		10.7		MHz
V _{IF_FM}	Analog Input Range FM/NICAM		0.1	0.8	3	V _{pp}
V _{IF_AM}	Analog Input Range AM/NICAM		0.1	0.45	0.8	V _{pp}
R _{FMNI}	Ratio: NICAM Carrier/FM Carrier (unmodulated carriers) BG: I:		-20 -23	-7 -10	0 0	dB dB
R _{AMNI}	Ratio: NICAM Carrier/AM Carrier (unmodulated carriers)		-25	-11	0	dB
R _{FM}	Ratio: FM-Main/FM-Sub Satellite			7		dB
R _{FM1/FM2}	Ratio: FM1/FM2 German FM-System			7		dB
R _{FC}	Ratio: Main FM Carrier/ Color Carrier		15	-	-	dB
R _{FV}	Ratio: Main FM Carrier/ Luma Components		15	-	-	dB
PR _{IF}	Passband Ripple		_	_	±2	dB
SUP _{HF}	Suppression of Spectrum above 9.0 MHz (not for FM Radio)		15		_	dB
FM _{MAX}	Maximum FM-Deviation (approx.) normal mode HDEV2: high deviation mode HDEV3: very high deviation mode				±180 ±360 ±540	kHz kHz kHz

4.6.2.4. Crystal Recommendations

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit
General Cry	vstal Recommendations		•			
f _P	Crystal Parallel Resonance Fre- quency at 12 pF Load Capacitance			18.432		MHz
R _R	Crystal Series Resistance			8	25	Ω
C ₀	Crystal Shunt (Parallel) Capacitance			6.2	7.0	pF
CL	External Load Capacitance ¹⁾	XTAL_IN, XTAL_OUT	PSDIP P(L)QF	approx. P approx.		pF pF
Crystal Rec	commendations for Master-Slave Appl	ications (MSP-clock	must perfor	m synchro	nization to	I ² S clock)
f _{TOL}	Accuracy of Adjustment		-20		+20	ppm
D _{TEM}	Frequency Variation versus Temperature		-20		+20	ppm
C ₁	Motional (Dynamic) Capacitance		19	24		fF
f _{CL}	Required Open Loop Clock Frequency (T _{amb} = 25 °C)	AUD_CL_OUT	18.431		18.433	MHz
Crystal Rec	commendations for FM/NICAM Applica	ations (No MSP-clock	k synchroniz	ation to I ² S	S clock pos	sible)
f _{TOL}	Accuracy of Adjustment		-30		+30	ppm
D _{TEM}	Frequency Variation versus Temperature		-30		+30	ppm
C ₁	Motional (Dynamic) Capacitance		15			fF
f _{CL}	Required Open Loop Clock Frequency (T _{amb} = 25 °C)	AUD_CL_OUT	18.4305		18.4335	MHz
Crystal Rec	ommendations for all analog FM/AM A	pplications (No MSI	P-clock sync	hron. to I ² S	S/NICAM clo	ock possibl
f _{TOL}	Accuracy of Adjustment		-100		+100	ppm
D _{TEM}	Frequency Variation versus Temperature		-50		+50	ppm
f _{CL}	Required Open Loop Clock Frequency (T _{amb} = 25 °C)	AUD_CL_OUT	18.429		18.435	MHz
Amplitude	Recommendation for Operation with E	External Clock Inpu	ut (C _{load} aft	er reset ty	yp. 22 pF)	
V _{XCA}	External Clock Amplitude	XTAL_IN	0.7			V _{pp}
quency of th Due to differ	apacitors at each crystal pin to ground a e internal PLL and to stabilize the freque rent layouts, <u>the accurate capacitor value</u> es (1.53.3 pF) are figures based on exp	ency in closed-loop	operation. hed with the	e custome	e <u>r PCB</u> . Th	-
frequency at	e capacitor value, reset the MSP. After th t AUD_CL_OUT-pin. Change the capacit as closely as possible. The higher the c	or value until the fre	e running f	frequency	matches	easure th
Note: To mi	nimize adjustment tolerances for all MSP	-generations, it is st	rongly reco	mmended	to use the	e so-calle

Note: To minimize adjustment tolerances for all MSP-generations, it is strongly recommended to use the so-called MSP-XTAL-REF ICs (available in all packages) for the capacitor adjustment.

4.6.3. Characteristics

at $T_A = 0$ to 70 °C, $f_{CLOCK} = 18.432$ MHz, $V_{SUP1} = 7.6$ to 8.7 V, $V_{SUP2} = 4.75$ to 5.25 V for min./max. values at $T_A = 60$ °C, $f_{CLOCK} = 18.432$ MHz, $V_{SUP1} = 8$ V, $V_{SUP2} = 5$ V for typical values, $T_J =$ Junction Temperature MAIN (M) = Loudspeaker Channel, AUX (A) = Headphone Channel

4.6.3.1. General Characteristics

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit	Test Conditions
Supply							
I _{SUP1A}	First Supply Current (active) (AHVSUP = 8 V)	AHVSUP		17 11	25 16	mA mA	Vol. Main and Aux = 0 dB Vol. Main and Aux = -30dB
	First Supply Current (active) (AHVSUP = 5 V)			11 8	17 11	mA mA	Vol. Main and Aux = 0 dB Vol. Main and Aux = -30 dB
I _{SUP2A}	Second Supply Current (active)	DVSUP		65	80	mA	
I _{SUP3A}	Third Supply Current (active)	AVSUP		30	38	mA	
I _{SUP1S}	First Supply Current (AHVSUP = 8 V)	AHVSUP		5.6	7.7	mA	STANDBYQ = low
	First Supply Current (AHVSUP = 5 V)			3.7	5.1	mA	
Clock							
f _{CLOCK}	Clock Input Frequency	XTAL_IN		18.432		MHz	
D _{CLOCK}	Clock High to Low Ratio		45		55	%	
t _{JITTER}	Clock Jitter (Verification not provided in Production Test)				50	ps	
V _{xtalDC}	DC-Voltage Oscillator			2.5		V	
t _{Startup}	Oscillator Startup Time at VDD Slew-rate of 1 V/1 μs	XTAL_IN, XTAL_OUT		0.4	2	ms	
V _{ACLKAC}	Audio Clock Output AC Voltage	AUD_CL_OUT	1.2	1.8		V _{pp}	load = 40 pF
V _{ACLKDC}	Audio Clock Output DC Voltage		0.4		0.6	V _{SUP3}	I _{max} = 0.2 mA
r _{outHF_ACL}	HF Output Resistance			140		Ω	

4.6.3.2. Digital Inputs, Digital Outputs

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit	Test Conditions
Digital Input	t Levels						
V _{DIGIL}	Digital Input Low Voltage	STANDBYQ D_CTR_I/O_0/1			0.2	V _{SUP2}	
V _{DIGIH}	Digital Input High Voltage	D_011(_1/0_0/1	0.5			V _{SUP2}	
Z _{DIGI}	Input Impedance				5	pF	
I _{DLEAK}	Digital Input Leakage Current		-1		1	μΑ	0 V < U _{INPUT} < DVSUP D_CTR_I/O_0/1: tri-state
V _{DIGIL}	Digital Input Low Voltage	ADR_SEL			0.2	V _{SUP2}	
V _{DIGIH}	Digital Input High Voltage		0.8			V _{SUP2}	
I _{ADRSEL}	Input Current Address Select Pin		-500	-220		μΑ	U _{ADR_SEL} = DVSS
				220	500	μΑ	U _{ADR_SEL} = DVSUP
Digital Outp	out Levels						
V _{DCTROL}	Digital Output Low Voltage	D_CTR_I/O_0 D_CTR_I/O_1			0.4	V	IDDCTR = 1 mA
V _{DCTROH}	Digital Output High Voltage		V _{SUP2} -0.3			V	IDDCTR = -1 mA

4.6.3.3. Reset Input and Power-Up

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit	Test Conditions	
RESETQ Input Levels								
V _{RHL}	Reset High-Low Transition Voltage	RESETQ	0.3		0.4	V _{SUP2}		
V _{RLH}	Reset Low-High Transition Voltage		0.45		0.55	V _{SUP2}		
Z _{RES}	Input Capacitance				5	pF		
I _{RES}	Input High Current				20	μΑ	U _{RESETQ} = DVSUP	




Fig. 4–22: Power-up sequence

4.6.3.4. I²C-Bus Characteristics

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit	Test Conditions
V _{I2CIL}	I ² C-Bus Input Low Voltage	I2C_CL,			0.3	V _{SUP2}	
V _{I2CIH}	I ² C-Bus Input High Voltage	- I2C_DA	0.6			V _{SUP2}	
t _{I2C1}	I ² C Start Condition Setup Time		120			ns	
t _{I2C2}	I ² C Stop Condition Setup Time		120			ns	
t _{I2C5}	I ² C-Data Setup Time before Rising Edge of Clock		55			ns	
t _{I2C6}	I ² C-Data Hold Time after Falling Edge of Clock		55			ns	
t _{I2C3}	I ² C-Clock Low Pulse Time	I2C_CL	500			ns	
t _{I2C4}	I ² C-Clock High Pulse Time		500			ns	
f _{I2C}	I ² C-BUS Frequency				1.0	MHz	
V _{I2COL}	I ² C-Data Output Low Voltage	I2C_CL,			0.4	V	I _{I2COL} = 3 mA
I _{I2COH}	I ² C-Data Output High Leakage Current	- I2C_DA			1.0	μΑ	V _{I2COH} = 5 V
t _{I2COL1}	I ² C-Data Output Hold Time after Falling Edge of Clock		15			ns	
t _{I2COL2}	I ² C-Data Output Setup Time before Rising Edge of Clock		100			ns	f _{I2C} = 1 MHz







Fig. 4–23: I²C bus timing diagram

4.6.3.5. I²S-Bus Characteristics


Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit	Test Conditions
V _{I2SIL}	Input Low Voltage	I2S_CL			0.2	V _{SUP2}	
V _{I2SIH}	Input High Voltage	I2S_WS I2S_CL3	0.5			V _{SUP2}	
Z _{I2SI}	Input Impedance	I2S_WS3 I2S_DA_IN13			5	pF	
I _{LEAKI2S}	Input Leakage Current		-1		1	μΑ	0 V < U _{INPUT} < DVSUP
V _{I2SOL}	I ² S Output Low Voltage	I2S_CL			0.4	V	I _{I2SOL} = 1 mA
V _{I2SOH}	I ² S Output High Voltage	I2S_WS I2S_DA_OUT	V _{SUP2} - 0.3			V	$I_{12SOH} = -1 \text{ mA}$
f _{I2SOWS}	I ² S-Word Strobe Output Frequency	I2S_WS		48.0		kHz	
f _{I2SOCL}	I ² S-Clock Output Frequency	I2S_CL	1.536	3.072	12.288	MHz	
R _{I2S10/I2S20}	I ² S-Clock Output High/Low-Ratio		0.9	1.0	1.1		
I ² S Interface	1/2						
t _{s_l2S}	I ² S Input Setup Time before Rising Edge of Clock	I2S_DA_IN1/2 I2S_CL	12			ns	for details see Fig. 4–24 "I ² S bus timing diagram (synchronous interface 1/ 2)"
t _{h_I2S}	I ² S Input Hold Time after Rising Edge of Clock		40			ns	
t _{d_I2S}	I ² S Output Delay Time after Falling Edge of Clock	I2S_CL I2S_WS I2S_DA_OUT			28	ns	C _L =30 pF
f _{I2SWS}	I ² S-Word Strobe Input Frequency	I2S_WS		48.0		kHz	deviation = ±300 ppm
f _{I2SCL}	I ² S-Clock Input Frequency	I2S_CL	1.536	3.072	12.288	MHz	deviation = ±300 ppm
R _{I2SCL}	I ² S-Clock Input Ratio		0.9		1.1		
I ² S Interface	3						
t _{s_I2S3}	I ² S3 Input Setup Time before Rising Edge of Clock	I2S_CL3 I2S_WS3	4			ns	for details see Fig. 4–25 "I ² S timing diagram (inter-
t _{h_I2S3}	I ² S3 Input Hold Time after Rising Edge of Clock	I2S_DA_IN3	40			ns	— face 3)"
f _{I2S3WS}	I ² S3-Word Strobe Input Frequency	I2S_WS3		48		kHz	
f _{I2S3CL}	I ² S3-Clock Input Frequency	I2S_CL3	1.536		12.288	MHz	
R _{I2S3CL}	I ² S3-Clock Input Ratio		0.9		1.1		















Fig. 4–24: I²S bus timing diagram (synchronous interface 1/2)






Fig. 4–25: I²S timing diagram (interface 3)

4.6.3.6. Analog Baseband Inputs and Outputs, AGNDC

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit	Test Conditions
Analog Gro	und						
V _{AGNDC0}	AGNDC Open Circuit Voltage (AHVSUP =8 V)	AGNDC		3.77		V	$R_{load} \ge 10 M\Omega$
	AGNDC Open Circuit Voltage (AHVSUP = 5 V)			2.51		V	-
R _{outAGN}	AGNDC Output Resistance (AHVSUP = 8 V)		70	125	180	kΩ	$3 \text{ V} \leq \text{V}_{\text{AGNDC}} \leq 4 \text{ V}$
	AGNDC Output Resistance (AHVSUP = 5 V)		47	83	120	kΩ	
Analog Inpu	ut Resistance						
R _{inSC}	SCART Input Resistance from $T_A = 0$ to 70 °C	SCn_IN_s ¹⁾	25	40	58	kΩ	$f_{signal} = 1 \text{ kHz}, I = 0.05 \text{ mA}$
R _{inMONO}	MONO Input Resistance from $T_A = 0$ to 70 °C	MONO_IN	15	24	35	kΩ	f _{signal} = 1 kHz, I = 0.1 mA
Audio Anal	og-to-Digital-Converter						
V _{AICL}	Analog Input Clipping Level for Analog-to-Digital- Conversion (AHVSUP = 8 V)	SCn_IN_s, ¹⁾ MONO_IN	2.00		2.25	V _{RMS}	f _{signal} = 1 kHz
	Analog Input Clipping Level for Analog-to-Digital- Conversion (AHVSUP = 5 V)		1.13		1.51	V _{RMS}	
SCART Out	puts			-	-		
R _{outSC}	SCART Output Resistance	SCn_OUT_s ¹⁾	200 200	330	460 500	Ω Ω	$f_{signal} = 1 \text{ kHz}, I = 0.1 \text{ mA}$ $T_j = 27 \text{ °C}$ $T_A = 0 \text{ to } 70 \text{ °C}$
dV _{OUTSC}	Deviation of DC-Level at SCART Output from AGNDC Voltage		-70		+70	mV	
A _{SCtoSC}	Gain from Analog Input to SCART Output	SCn_IN_s, ¹⁾ MONO_IN	-1.0		+0.5	dB	f _{signal} = 1 kHz
f _{rSCtoSC}	Frequency Response from Analog Input to SCART Output	$\stackrel{ ightarrow}{ m SCn_OUT_s^{1)}}$	-0.5		+0.5	dB	with resp. to 1 kHz Bandwidth: 0 to 20000 Hz
V _{outSC}	Signal Level at SCART Output (AHVSUP = 8 V)	SCn_OUT_s ¹⁾	1.8	1.9	2.0	V _{RMS}	f _{signal} = 1 kHz Volume 0 dB Full Scale input from I ² S
	Signal Level at SCART Output (AHVSUP = 5V)		1.17	1.27	1.37	V _{RMS}	

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit	Test Conditions
Main and A	UX Outputs						
R _{outMA}	Main/AUX Output Resistance	DACp_s ¹⁾	2.1 2.1	3.3	4.6 5.0	kΩ kΩ	$f_{signal} = 1 \text{ kHz}, I = 0.1 \text{ mA}$ $T_j = 27 \text{ °C}$ $T_A = 0 \text{ to } 70 \text{ °C}$
VoutDCMA	DC-Level at Main/AUX-Output (AHVSUP = 8 V)		1.80	2.04 61	2.28	V mV	Volume 0 dB Volume –30 dB
	DC-Level at Main/AUX-Output (AHVSUP = 5 V)		1.12	1.36 40	1.60	V mV	Volume 0 dB Volume –30 dB
V _{outMA}	Signal Level at Main/AUX-Output (AHVSUP = 8 V)		1.23	1.37	1.51	V _{RMS}	f _{signal} = 1 kHz Volume 0 dB
	Signal Level at Main/AUX-Output (AHVSUP = 5 V)		0.76	0.90	1.04	V _{RMS}	 Full scale input from I²S
¹⁾ "s" mean	s "L" or "R"; "p" means "M" or "A"						

4.6.3.7. Sound IF Inputs

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit	Test Conditions
R _{IFIN}	Input Impedance	ANA_IN1+, ANA_IN2+, ANA_IN-	1.5 6.8	2 9.1	2.5 11.4	kΩ kΩ	Gain AGC = 20 dB Gain AGC = 3 dB
DC _{VREFTOP}	DC Voltage at VREFTOP	VREFTOP	2.45	2.65	2.75	V	
DC _{ANA_IN}	DC Voltage on IF Inputs	ANA_IN1+, ANA_IN2+, ANA_IN–	1.3	1.5	1.7	V	
XTALK _{IF}	Crosstalk Attenuation	ANA_IN1+, ANA_IN2+,	40			dB	f _{signal} = 1 MHz Input Level = −2 dBr
BWIF	3 dB Bandwidth	ANA_IN2+, ANA_IN–	10			MHz	
AGC	AGC Step Width			0.85		dB	

4.6.3.8. Power Supply Rejection

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit	Test Conditions				
PSRR: Rejec	PSRR: Rejection of Noise on AHVSUP at 1 kHz										
PSRR	AGNDC	AGNDC		80		dB					
	From Analog Input to I ² S Output	MONO_IN, SCn_IN_s ¹)		70		dB					
	From Analog Input to SCART Output	MONO_IN, SCn_IN_s ¹⁾ SCn_OUT_s ¹⁾		70		dB					
	From I ² S Input to SCART Output	SCn_OUT_s ¹⁾		60		dB					
	From I ² S Input to MAIN or AUX Output	DACp_s ¹⁾		80		dB					
¹⁾ "n" means	"1", "2", "3", or "4"; "s" means "L" or	"R"; "p" means "N	//" or "A"	•			·				

4.6.3.9. Analog Performance

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit	Test Conditions
Specification	ns for AHVSUP = 8 V						
SNR	Signal-to-Noise Ratio						
	from Analog Input to I ² S Output	MONO_IN, SCn_IN_s ¹⁾	85	88		dB	Input Level = -20 dB with resp. to V _{AICL} , f _{sig} = 1 kHz, unweighted 20 Hz20 kHz
	from Analog Input to SCART Output	$\begin{array}{c} \text{MONO_IN,}\\ \text{SCn_IN_s}^{1)}\\ \xrightarrow{\rightarrow}\\ \text{SCn_OUT_s}^{1)} \end{array}$	93	96		dB	Input Level = -20 dB, f _{sig} = 1 kHz, unweighted 20 Hz20 kHz
	from I ² S Input to SCART Output	SCn_OUT_s ¹⁾	85	88		dB	Input Level = -20 dB, f _{sig} = 1 kHz, unweighted 20 Hz20 kHz
	from I ² S Input to Main/AUX-Output for Analog Volume at 0 dB for Analog Volume at –30 dB	DACp_s ¹⁾	85 78	88 83		dB dB	Input Level = -20 dB, f _{sig} = 1 kHz, unweighted 20 Hz20 kHz
THD	Total Harmonic Distortion						
	from Analog Input to I ² S Output	MONO_IN, SCn_IN_s ¹⁾		0.01	0.03	%	Input Level = -3 dBr with resp. to V _{AICL} , f _{sig} = 1 kHz, unweighted 20 Hz20 kHz
	from Analog Input to SCART Output	$\begin{array}{c} \text{MONO_IN,} \\ \text{SCn_IN_s} \\ \\ \text{SCn_OUT_s}^{1)} \end{array}$		0.01	0.03	%	Input Level = -3 dBr, f _{sig} = 1 kHz, unweighted 20 Hz20 kHz
	from I ² S Input to SCART Output	SCn_OUT_s ¹⁾		0.01	0.03	%	Input Level = -3 dBr, f _{sig} = 1 kHz, unweighted 20 Hz20 kHz
	from I ² S Input to Main or AUX Output	DACp_s ¹⁾		0.01	0.03	%	Input Level = -3 dBr, f _{sig} = 1 kHz, unweighted 20 Hz20 kHz

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit	Test Conditions
Specificatio	ons for AHVSUP = 5 V						
SNR	Signal-to-Noise Ratio						
	from Analog Input to I ² S Output	MONO_IN, SCn_IN_s ¹⁾	82	85		dB	Input Level = -20 dB with resp. to V _{AICL} , f _{sig} = 1 kHz unweighted 20 Hz20 kHz
	from Analog Input to SCART Output	$\begin{array}{c} \text{MONO_IN,} \\ \text{SCn_IN_s}^{1)} \\ \\ \text{SCn_OUT_s}^{1)} \end{array}$	90	93		dB	Input Level = -20 dB, f _{sig} = 1 kHz, unweighted 20 Hz20 kHz
	from I ² S Input to SCART Output	SCn_OUT_s ¹⁾	82	85		dB	Input Level = -20 dB, f _{sig} = 1 kHz, unweighted 20 Hz20 kHz
	from I ² S Input to Main/AUX-Output for Analog Volume at 0 dB for Analog Volume at –30 dB	DACp_s ¹⁾	82 75	85 80		dB dB	Input Level = -20 dB , f _{sig} = 1 kHz, unweighted 20 Hz20 kHz
THD	Total Harmonic Distortion						
	from Analog Input to I ² S Output	MONO_IN, SCn_IN_s ¹⁾		0.03	0.1	%	Input Level = -3 dBr with resp. to V _{AICL} , f _{sig} = 1 kHz unweighted 20 Hz20 kHz
	from Analog Input to SCART Output	$\begin{array}{c} \text{MONO_IN,} \\ \text{SCn_IN_s} \\ \\ \text{SCn_OUT_s}^{1)} \end{array}$			0.1	%	Input Level = -3 dBr, f _{sig} = 1 kHz, unweighted 20 Hz20 kHz
	from I ² S Input to SCART Output	SCn_OUT_s ¹⁾			0.1	%	Input Level = -3 dBr, f _{sig} = 1 kHz, unweighted 20 Hz20 kHz
	from I ² S Input to Main or AUX Out- put	DACp_s ¹⁾			0.1	%	Input Level = -3 dBr, f _{sig} = 1 kHz, unweighted 20 Hz20 kHz

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit	Test Conditions
CROSSTALK	Specifications for AHVSUP = 8 V a						
XTALK	Crosstalk Attenuation – PSDIP64						Input Level = -3 dB , f _{sig} = 1 kHz, unused analog inputs connected to ground by Z < 1 k Ω
	between left and right channel withir SCART Input/Output pair (L \rightarrow R, R–						unweighted 20 Hz20 kHz
	$\text{SCn}_\text{IN} \rightarrow \text{SCn}_\text{OUT}^{1)}$	PSDIP64	80			dB	
	SC1_IN or SC2_IN \rightarrow I ² S Output	PSDIP64	80			dB	
	SC3_IN \rightarrow I ² S Output	PSDIP64	80			dB	
	$I^2S \text{ Input} \rightarrow SCn_OUT^{1)}$	PSDIP64	80			dB	
	between left and right channel withir Main or AUX Output pair	ו					unweighted 20 Hz20 kHz
	I^2S Input \rightarrow DACp ¹⁾	PSDIP64	75			dB	
	between SCART Input/Output pairs						(unweighted
	D = disturbing program O = observed program						20 Hz20 kHz same signal source on left and right disturbing chan-
	D: MONO/SCn_IN \rightarrow SCn_OUT O: MONO/SCn_IN \rightarrow SCn_OUT ¹⁾	PSDIP64	100			dB	nel, effect on each observed output channel
	D: MONO/SCn_IN \rightarrow SCn_OUT or O: MONO/SCn_IN \rightarrow I ² S Output	unsel. PSDIP64	95			dB	
	D: MONO/SCn_IN \rightarrow SCn_OUT O: I ² S Input \rightarrow SCn_OUT ¹)	PSDIP64	100			dB	
	D: MONO/SCn_IN \rightarrow unselected O: I ² S Input \rightarrow SC1_OUT ¹⁾	PSDIP64	100			dB	
	Crosstalk between Main and AUX C	output pairs					(unweighted
	I^2S Input \rightarrow DACp ¹⁾	PSDIP64	90			dB	20 Hz20 kHz) same signal source on left and right disturbing chan- nel, effect on each observed output channel
XTALK	Crosstalk from Main or AUX Output and vice versa	to SCART Output					(unweighted 20 Hz20 kHz) same signal source on left
	D = disturbing program O = observed program						and right disturbing chan- nel, effect on each observed output channel
	D: MONO/SCn_IN/DSP \rightarrow SCn_OU O: I ² S Input \rightarrow DACp ¹⁾	JT PSDIP64	80			dB	SCART output load resistance 10 k Ω
	D: MONO/SCn_IN/DSP \rightarrow SCn_OU O: I ² S Input \rightarrow DACp ¹⁾	JT PSDIP64	85			dB	SCART output load resistance 30 k Ω
	D: I^2 S Input \rightarrow DACp O: MONO/SCn_IN \rightarrow SCn_OUT ¹⁾	PSDIP64	95			dB	
	D: I ² S Input \rightarrow DACM O: I ² S Input \rightarrow SCn_OUT ¹⁾	PSDIP64	95			dB	
¹⁾ "n" means	"1", "2", "3", or "4"; "s" means "L" or	"R"; "p" means "I	M" or "A"				

4.6.3.10. Sound Standard Dependent Characteristics

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit	Test Conditions	
NICAM Chara	cteristics (MSP Standard Code = 8)		•			•		
dV _{NICAMOUT}	Tolerance of Output Voltage of NICAM Baseband Signal	DACp_s SCn_OUT_s ¹	-1.5		+1.5	dB	2.12 kHz, Modulator input level = 0 dBref	
S/N _{NICAM}	S/N of NICAM Baseband Signal		72			dB	NICAM: -6 dB, 1 kHz, RMS unweighted 0 to 15 kHz, Vol = 9 dB NIC_Presc = 7F _{hex} Output level 1 V _{RMS} at DACp_s	
THD _{NICAM}	Total Harmonic Distortion + Noise of NICAM Baseband Signal				0.1	%	2.12 kHz, Modulator input level = 0 dBref	
BER _{NICAM}	NICAM: Bit Error Rate				1	10 ⁻⁷	FM+NICAM, norm conditions	
fR _{NICAM}	NICAM Frequency Response , 2015000 Hz		-1.0		+1.0	dB	Modulator input level = -12 dB dBref; RMS	
XTALK _{NICAM}	NICAM Crosstalk Attenuation (Dual)		80			dB		
SEP _{NICAM}	NICAM Channel Separation (Stereo)		80			dB		
FM Character	istics (MSP Standard Code = 3)							
dV _{FMOUT}	Tolerance of Output Voltage of FM Demodulated Signal	DACp_s, SCn_OUT_s ¹	-1.5		+1.5	dB	1 FM-carrier, 50 μs, 1 kHz, 40 kHz deviation; RMS	
S/N _{FM}	S/N of FM Demodulated Signal	I 73 dB		1 FM-carrier 5.5 MHz, 50 μs, 1 kHz, 40 kHz deviation;				
THD _{FM}	Total Harmonic Distortion + Noise of FM Demodulated Signal				0.1	%	RMS, unweighted 0 to 15 kHz (for S/N); full input range, FM-Pres- cale = 46_{hex} , Vol = 0 dB \rightarrow Output Level 1 V _{RMS} at DACp_s	
fR _{FM}	FM Frequency Responses, 2015000 Hz		-1.0		+1.0	dB	1 FM-carrier 5.5 MHz, 50 μs, Modulator input level = -14.6 dBref; RMS	
XTALK _{FM}	FM Crosstalk Attenuation (Dual)		80			dB	2 FM-carriers 5.5/5.74 MHz, 50 μs, 1 kHz, 40 kHz devia- tion; Bandpass 1 kHz	
SEP _{FM}	FM Channel Separation (Stereo)		50			dB	2 FM-carriers 5.5/5.74 MHz, 50 μ s, 1 kHz, 40 kHz deviation; RMS	
AM Character	istics (MSP Standard Code = 9)							
S/N _{AM(1)}	S/N of AM Demodulated Signal measurement condition: RMS/Flat			dB	SIF level: 0.1–0.8 V _{pp} AM-carrier 54% at 6.5 MHz			
S/N _{AM(2)}	S/N of AM Demodulated Signal measurement condition: QP/CCIR		45			dB	Vol = 0 dB, FM/AM prescaler set for output = 0.5 V _{RMS} at Loudspeaker out;	
THD _{AM}	Total Harmonic Distortion + Noise of AM Demodulated Signal				0.6	%	Standard Code = 09 _{hex} no video/chroma components	
fR _{AM}	AM Frequency Response 5012000 Hz		-2.5		+1.0	dB		
¹⁾ "n" means '	"1" or "2"; "s" means "L" or "R"; "p	o" means "M" or "A						

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit	Test Conditions
BTSC Charac	cteristics (MSP Standard Code = 20 _h	_{ex} , 21 _{hex})					
S/N _{BTSC}	S/N of BTSC Stereo Signal S/N of BTSC-SAP Signal	DACp_s, SCn_OUT_s ¹⁾	68 57			dB dB	1 kHz L or R or SAP, 100% modulation, 75 μ s deemphasis, RMS unweighted 0 to 15 kHz
THD _{BTSC}	THD+N of BTSC Stereo Signal THD+N of BTSC SAP Signal				0.1 0.5	% %	1 kHz L or R or SAP, 100% 75 µs EIM ²⁾ , DBX NR or MNR, RMS unweighted 0 to 15 kHz
fR _{DBX}	Frequency Response of BTSC Stereo, 50 Hz12 kHz		-1.0		1.0	dB	L or R or SAP, 1%66% EIM ²⁾ , DBX NR
	Frequency Response of BTSC- SAP, 50 Hz9 kHz		-1.0		1.0	dB	
fR _{MNR}	Frequency Response of BTSC Stereo, 50 Hz12 kHz		-2.0		2.0	dB	L or R 5%66% EIM ²⁾ , MNR
	Frequency Response of BTSC- SAP, 50 Hz9 kHz		-2.0		2.0	dB	SAP, white noise, 10% Modu- lation, MNR
XTALK _{BTSC}	$\begin{array}{l} \text{Stereo} \rightarrow \text{SAP} \\ \text{SAP} \rightarrow \text{Stereo} \end{array}$		76 80			dB dB	1 kHz L or R or SAP, 100% modulation, 75 μs deempha- sis, Bandpass 1 kHz
SEP _{DBX}	Stereo Separation DBX NR 50 Hz10 kHz 50 Hz12 kHz		35 30			dB dB	L or R 1%66% EIM ²⁾ , DBX NR
SEP _{MNR}	Stereo Separation MNR		30			dB	L = 300 Hz, R = 3.1 kHz 14% Modulation, MNR
FM _{pil}	Pilot deviation threshold Stereo off \rightarrow on Stereo on \rightarrow off	ANA_IN1+, ANA_IN2+	3.2 1.2		3.5 1.5	kHz kHz	4.5 MHz carrier modulated with $f_h = 15.734$ kHz SIF level = 100 mV _{pp} indication: STATUS Bit[6]
f _{Pilot}	Pilot Frequency Range		15.563		15.843	kHz	standard BTSC stereo signal, sound carrier only

¹⁾ "n" means "1" or "2"; "s" means "L" or "R"; "p" means "M" or "A"
 ²⁾ EIM refers to 75-μs Equivalent Input Modulation. It is defined as the audio-signal level which results in a stated percentage modulation, when the DBX encoding process is replaced by a 75-μs preemphasis network.

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit	Test Conditions
BTSC Charac with a minim	cteristics (MSP Standard Code = 20 _h um IF input signal level of 70 mVpp	_{lex} , 21 _{hex}) (measured withou	it any vid	eo/chrom	a signal	compone	ents)
S/N _{BTSC}	S/N of BTSC Stereo Signal	DACp_s, SCn_OUT_s ¹	64			dB	1 kHz L or R or SAP, 100% modulation, 75 μs deempha-
	S/N of BTSC-SAP Signal	301_001_3	55			dB	sis, RMS unweighted 0 to 15 kHz
THD _{BTSC}	THD+N of BTSC Stereo Signal				0.15	%	1 kHz L or R or SAP, 100%
	THD+N of BTSC SAP Signal				0.8	%	75 μs EIM ²⁾ , DBX NR or MNR, RMS unweighted 0 to 15 kHz
fR _{DBX}	Frequency Response of BTSC Ste- reo, 50 Hz12 kHz		-1.0		1.0	dB	L or R or SAP, 1%66% EIM ²⁾ , DBX NR
	Frequency Response of BTSC- SAP, 50 Hz9 kHz		-1.0		1.0	dB	
fR _{MNR}	Frequency Response of BTSC Stereo, 50 Hz12 kHz		-2.0		2.0	dB	L or R 5%66% EIM ²⁾ , MNR
	Frequency Response of BTSC- SAP, 50 Hz9 kHz		-2.0		2.0	dB	SAP, white noise, 10% Modu- lation, MNR
XTALK _{BTSC}	$Stereo \to SAP$		75			dB	1 kHz L or R or SAP, 100%
	$SAP \to Stereo$		75			dB	modulation, 75 μs deempha- sis, Bandpass 1 kHz
SEP _{DBX}	Stereo Separation DBX NR 50 Hz10 kHz 50 Hz12 kHz		35 30			dB dB	L or R 1%66% EIM ²⁾ , DBX NR
SEP _{MNR}	Stereo Separation MNR		30			dB	L = 300 Hz, R = 3.1 kHz 14% Modulation, MNR

"n" means "1" or "2"; "s" means "L" or "R"; "p" means "M" or "A"
 EIM refers to 75-μs Equivalent Input Modulation. It is defined as the audio-signal level which results in a stated percentage modulation, when the DBX encoding process is replaced by a 75-μs preemphasis network.

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit	Test Conditions
EIA-J Charac	teristics (MSP Standard Code = 30 _h	_{ex})					
S/N _{EIAJ}	S/N of EIA-J Stereo Signal S/N of EIA-J Sub-Channel					dB dB	1 kHz L or R, 100% modulation, 75 μs deemphasis,
THD _{EIAJ}	THD+N of EIA-J Stereo Signal THD+N of EIA-J Sub-Channel				0.2 0.3	% %	RMS unweighted 0 to 15 kHz
fR _{EIAJ}	Frequency Response of EIA-J Stereo, 50 Hz12 kHz Frequency Response of EIA-J		-0.5		1.0 1.0	dB dB	100% modulation, 75 μs deemphasis
	Sub-Channel, 50 Hz12 kHz		-1.0		1.0	GD	
XTALK _{EIAJ}	$\begin{array}{l} \text{Main} \rightarrow \text{SUB} \\ \text{Sub} \rightarrow \text{MAIN} \end{array}$		66 80			dB dB	1 kHz L or R, 100% modulation, 75 μs deemphasis, Bandpass 1 kHz
SEP _{EIAJ}	Stereo Separation 50 Hz5 kHz 50 Hz10 kHz		35 28			dB dB	EIA-J Stereo Signal, L or R 100% modulation
FM-Radio Cha	aracteristics (MSP Standard Code =	40 _{hex})					
S/N _{UKW}	S/N of FM-Radio Stereo Signal	DACp_s, SCn_OUT_s ¹⁾	68			dB	1 kHz L or R, 100% modula- tion, 75 μs deemphasis, RMS
THD _{UKW}	THD+N of FM-Radio Stereo Signal	3CII_001_8 /			0.1	%	unweighted 0 to 15 kHz
fR _{UKW}	Frequency Response of FM-Radio Stereo 50 Hz15 kHz		-1.0		+0.5	dB	L or R, 1%100% modula- tion, 75 µs deemphasis
SEP _{UKW}	Stereo Separation 50 Hz15 kHz		45			dB	
f _{Pilot}	Pilot Frequency Range	ANA_IN1+ ANA_IN2+	18.844		19.125	kHz	standard FM radio stereo signal

5. Appendix A: Overview of TV-Sound Standards

5.1. NICAM 728

Table 5–1: Summary of NICAM 728 sound modulation parameters

Specification	1	B/G	L		D/K		
Carrier frequency of digital sound	6.552 MHz	5.85 MHz	5.85 MHz		5.85 MHz	5.85 MHz	
Transmission rate			728 kbit/s				
Type of modulation	Di	fferentially encoded	quadrature ph	ase shift keyin	g (DQPSK)		
Spectrum shaping Roll-off factor		by means of Roll-off filters					
	1.0	0.4	0.4 0.		0.4	0.4	
Carrier frequency of analog sound component	6.0 MHz FM mono	5.5 MHz FM mono	6.5 MHz terrestrial	AM mono cable	6.5 MHz FM mono		
Power ratio between vision carrier and analog sound carrier	10 dB	13 dB	10 dB 16 dB		13 dB		
Power ratio between analog and modulated	10 dB	7 dB	17 dB	11 dB	China/ Hungary	Poland	
digital sound carrier					12 dB	7 dB	

Table 5-2: Summary of NICAM 728 sound coding characteristics

Characteristics	Values
Audio sampling frequency	32 kHz
Number of channels	2
Initial resolution	14 bit/sample
Companding characteristics	near instantaneous, with compression to 10 bits/sample in 32-samples (1 ms) blocks
Coding for compressed samples	2's complement
Preemphasis	CCITT Recommendation J.17 (6.5 dB attenuation at 800 Hz)
Audio overload level	+12 dBm measured at the unity gain frequency of the preemphasis network (2 kHz)

5.2. A2-Systems

Table 5–3: Key parameters for A2 Systems of Standards B/G, D/K, and M

Characteristics	Sound Carrier FM1		Sc	ound Carrier	FM2	
TV-Sound Standard	B/G	D/K	м	B/G	D/K	м
Carrier frequency in MHz	5.5	6.5	4.5	5.7421875	6.2578125 6.7421875 5.7421875	4.724212
Vision/sound power difference		13 dB			20 dB	
Sound bandwidth			40 Hz to	o 15 kHz		
Preemphasis	50	μs	75 µs	50	μs	75 µs
Frequency deviation (nom/max)	±27/±50 kHz		±17/±25 kHz	±27/±50 kHz		±15/±25 kHz
Transmission Modes						
Mono transmission		mono		mono		
Stereo transmission	(L+	R)/2	(L+R)/2	R		(L–R)/2
Dual sound transmission		language A		language B		
Identification of Transmission Mode						
Pilot carrier frequency				54.687	75 kHz	55.0699 kHz
Max. deviation portion			±2.5 kHz			
Type of modulation / modulation depth				AM / 50%		
Modulation frequency				stereo: 11	nmodulated 7.5 Hz 74.1 Hz	149.9 Hz 276.0 Hz

5.3. BTSC-Sound System

Table 5-4: Key parameters for BTSC-Sound Systems

	Aural Carrier		BTSC	-MPX-Compo	onents		
	Carrier	(L+R)	Pilot	(L–R)	SAP	Prof. Ch.	
Carrier frequency (f _{hNTSC} = 15.734 kHz) (f _{hPAL} = 15.625 kHz)	4.5 MHz	Baseband	f _h	2 f _h	5 f _h	6.5 f _h	
Sound bandwidth in kHz		0.05 - 15		0.05 - 15	0.05 - 12	0.05 - 3.4	
Preemphasis		75 μs		DBX	DBX	150 μs	
Max. deviation to Aural Carrier	73 kHz (total)	25 kHz ¹⁾	5 kHz	50 kHz ¹⁾	15 kHz	3 kHz	
Max. Freq. Deviation of Subcarrier Modulation Type				AM	10 kHz FM	3 kHz FM	
¹⁾ Sum does not exceed 50 kHz due to i	¹⁾ Sum does not exceed 50 kHz due to interleaving effects						

5.4. Japanese FM Stereo System (EIA-J)

Table 5-5: Key parameters for Japanese FM-Stereo Sound System EIA-J

	Aural Carrier	E	EIA-J-MPX-Component	S
	FM	(L+R)	(L–R)	Identification
Carrier frequency (f _h = 15.734 kHz)	4.5 MHz	Baseband	2 f _h	3.5 f _h
Sound bandwidth		0.05 - 15 kHz	0.05 - 15 kHz	_
Preemphasis		75 μs	75 μs	none
Max. deviation portion to Aural Carrier	47 kHz	25 kHz	20 kHz	2 kHz
Max. Freq. Deviation of Subcarrier Modulation Type			10 kHz FM	60% AM
Transmitter-sided delay		20 μs	0 μs	0 μs
Mono transmission		L+R	_	unmodulated
Stereo transmission	1	L+R	L–R	982.5 Hz
Bilingual transmission		Language A	Language B	922.5 Hz

5.5. FM Satellite Sound

Carrier Frequency	Maximum FM Deviation	Sound Mode	Bandwidth	Deemphasis
6.5 MHz	85 kHz	Mono	15 kHz	50 µs
7.02/7.20 MHz	50 kHz	Mono/Stereo/Bilingual	15 kHz	adaptive
7.38/7.56 MHz	50 kHz	Mono/Stereo/Bilingual	15 kHz	adaptive
7.74/7.92 MHz	50 kHz	Mono/Stereo/Bilingual	15 kHz	adaptive

Table 5-6: Key parameters for FM Satellite Sound

5.6. FM-Stereo Radio

Table 5-7: Key parameters	s for FM-Stereo Radio Systems
---------------------------	-------------------------------

	Aural Carrier	FM-Radio-MPX-Components				
	Carrier	(L+R)	Pilot	(L–R)	RDS/ARI	
Carrier frequency (f _p = 19 kHz)	10.7 MHz	Baseband	f _p	2 f _p	3 f _h	
Sound bandwidth in kHz		0.05 - 15		0.05 - 15		
Preemphasis: – USA – Europe		75 μs 50 μs		75 μs 50 μs		
Max. deviation to Aural Carrier	75 kHz (100%)	90%	10%	90%	5%	

6. Appendix B: Manual/Compatibility Mode

To adapt the modes of the STANDARD SELECT register to individual requirements and for reasons of **compatibility to the MSP 34x0D**, the MSP 44x0G offers an Manual/Compatibility Mode, which provides sophisticated programming of the MSP 44x0G.

Using the STANDARD SELECT register generally provides a more economic way to program the MSP 44x0G and will result in optimal behavior. Therefore, it is not recommend to use the Manual/Compatibility mode. In those cases, where the MSP 34x0D is to be substituted by the MSP 44x0G, the tips given in Section 7.3. on page 98 have to be obeyed by the controller software.

6.1. Demodulator Write and Read Registers for Manual/Compatibility Mode

Demodulator Write Registers	Address (hex)	MSP- Version	Description	Reset Mode	Page
AUTO_FM/AM	00 21	3410, 3450	1. MODUS[0]=1 (Automatic Sound Select): Switching Level threshold of Automatic Switching between NICAM and FM/AM in case of bad NICAM reception	00 00	84
			2. MODUS[0]=0 (Manual Mode): Activation and configuration of Automatic Switching between NICAM and FM/AM in case of bad NICAM reception		
A2_Threshold	00 22	all	A2 Stereo Identification Threshold	00 19 _{hex}	86
CM_Threshold	00 24	all	Carrier-Mute Threshold	00 2A _{hex}	86
AD_CV	00 BB	all	SIF-input selection, configuration of AGC, and Carrier-Mute Function	00 00	87
MODE_REG	00 83	3410, 3450	Controlling of MSP-Demodulator and Interface options. As soon as this register is applied, the MSP 44x0G works in the MSP 34x0D compatibility mode.	00 00	88
			Warning: In this mode, BTSC, EIA-J, and FM-Radio are disabled. Only MSP 34x0D features are available; the use of MODUS and STATUS register is not allowed.		
			The MSP 44x0G is reset to the normal mode by first programming the MODUS register followed by transmitting a valid standard code to the STANDARD SELECTION register.		
FIR1 FIR2	00 01 00 05		FIR1-filter coefficients channel 1 (6 \cdot 8 bit) FIR2-filter coefficients channel 2 (6 \cdot 8 bit), + 3 \cdot 8 bit offset (total 72 bit)	00 00	90
DCO1_LO DCO1_HI	00 93 00 9B		Increment channel 1 Low Part Increment channel 1 High Part	00 00	90
DCO2_LO DCO2_HI	00 A3 00 AB		Increment channel 2 Low Part Increment channel 2 High Part		
PLL_CAPS	00 1F		Not of interest for the customer Switchable PLL capacitors to tune open-loop frequency	00 56	93

 Table 6–1: Demodulator Write Registers; Subaddress: 10_{hex}; these registers are not readable!

Demodulator Read Registers	Address (hex)	MSP- Version	Description	Page
C_AD_BITS	00 23	3410,	NICAM-Sync bit, NICAM-C-Bits, and three LSBs of additional data bits	92
ADD_BITS	00 38	3450	NICAM: bit [10:3] of additional data bits	92
CIB_BITS	00 3E		NICAM: CIB1 and CIB2 control bits	92
ERROR_RATE	00 57		NICAM error rate, updated with 182 ms	93
PLL_CAPS	02 1F		Not for customer use	93
AGC_GAIN	02 1E		Not for customer use	93

Table 6–2: Demodulator Read Registers; Subaddress: 11_{hex}; these registers are not writable!

6.2. DSP Write and Read Registers for Manual/Compatibility Mode

Write Register	Address (hex)	Bits	Operational Modes and Adjustable Range	Reset Mode	Page
Volume SCART1 channel: Ctrl. mode	00 07	[7:0]	[Linear mode / logarithmic mode]	00 _{hex}	94
FM Fixed Deemphasis	00 0F	[15:8]	[50 μs, 75 μs, J17, OFF]	50 µs	94
FM Adaptive Deemphasis		[7:0]	[OFF, WP1]	OFF	94
Identification Mode	00 15	[7:0]	[B/G, M]	B/G	95
FM DC Notch	00 17	[7:0]	[ON, OFF]	ON	95
Volume SCART2 channel: Ctrl. mode	00 40	[7:0]	[Linear mode / logarithmic mode]	00 _{hex}	94

Table 6–4: DSP Read Registers; Subaddress: 13_{hex} , all registers are not writable

Additional Read Registers	Address (hex)	Bits	Output Range		Page
Stereo detection register for A2 Stereo Systems	00 18	[15:8]	[80 _{hex} 7F _{hex}]	8 bit two's complement	95
DC level readout FM1/Ch2-L	00 1B	[15:0]	[8000 _{hex} 7FFF _{hex}]	16 bit two's complement	95
DC level readout FM2/Ch1-R	00 1C	[15:0]	[8000 _{hex} 7FFF _{hex}]	16 bit two's complement	95

6.3. Manual/Compatibility Mode: Description of Demodulator Write Registers

6.3.1. Automatic Switching between NICAM and Analog Sound

In case of bad NICAM reception or loss of the NICAM-carrier, the MSP 44x0G offers an Automatic Switching (fall back) to the analog sound (FM/AM-mono), without the necessity for the controller of reading and evaluating any parameters. If a proper NICAM signal returns, switching back to this source is performed automatically as well. The feature evaluates the NICAM ERROR_RATE and switches, if necessary, all output channels which are assigned to the NICAM-source, to the analog source, and vice versa.

An appropriate hysteresis algorithm avoids oscillating effects (see Fig. 6–1). STATUS[9] and C_AD_BITS[11] (Address: 0023_{hex}) provide information about the actual NICAM-FM/AM-status.




Fig. 6-1: Hysteresis for Automatic Switching

6.3.1.1. Function in Automatic Sound Select Mode

The Automatic Sound Select feature (MODUS[0]=1) includes the procedure mentioned above. By default, the internal ERROR_RATE threshold is set to 700_{dec}. i.e.:

- NICAM \rightarrow analog Sound if ERROR_RATE > 700
- analog Sound \rightarrow NICAM if ERROR_RATE < 700/2

The ERROR_RATE value of 700 corresponds to a BER of approximately $5.46*10^{-3}$ /s.

Individual configuration of the threshold can be done using Table 6–5. However, the internal setting used by the standard selection is recommended.

The optimum NICAM sound can be assigned to the MSP output channels by selecting one of the "Stereo or A/B", "Stereo or A", or "Stereo or B" source channels

6.3.1.2. Function in Manual Mode

If the manual mode (MODUS[0]=0) is required, the activation and configuration of the Automatic Switching feature has to be done as described in Table 6–6. Note that the channel matrix of the corresponding output-channels must be set according to the NICAM-mode and need not to be changed in the FM/ AM-fallback case.

Example:

Required threshold = 500: bits[10:1] = 00 1111 1010

Table 6–5: Coding of Automatic NICAM/Analog Sound Switching;
Automatic Sound Select is on (MODUS[0] = 1)

Mode	Description	AUTO_FM [11:0] Addr. = 00 21 _{hex}	ERROR_RATE- Threshold/dec	Source Select: Input at NICAM Path ¹⁾		
1 Default	Automatic Switching with internal threshold	bit[11:0] = 0	700	NICAM or FM/AM, depending on ERROR_RATE		
2	Automatic Switching with external threshold (Customizing of Automatic Sound Select)	bit[11] = 0 bit[10:1] = 251000 = threshold/2 bit[0] = 1	set by customer; recommended range: 502000	ERROR_RATE		
3	Forced Analog Mono	bit[11] = 1 bit[10:1] = ignored bit[0] = 1		always FM/AM		
	¹⁾ The NICAM path may be assigned to "Stereo or A/B", "Stereo or A", or "Stereo or B" source channels (see Table 2–2 on page 13).					

Table 6–6: Coding of Automatic NICAM/Analog Sound Switching;
Automatic Sound Select is off (MODUS[0] = 0)

Mode	Description	AUTO_FM [11:0] Addr. = 00 21 _{hex}	ERROR_RATE- Threshold/dec	Source Select: Input at NICAM Path
0 reset status	Forced NICAM (Automatic Switching disabled)	bit[11] = 0 bit[10:1] = 0 bit[0] = 0	none	always NICAM; Mute in case of no NICAM available
1	Automatic Switching with internal threshold (Default, if Automatic Sound Select is on)	bit[11] = 0 bit[10:1] = 0 bit[0] = 1	700	NICAM or FM/AM, depending on ERROR_RATE
2	Automatic Switching with external threshold (Customizing of Automatic Sound Select)	bit[11] = 0 bit[10:1] = 251000 = threshold/2 bit[0] = 1	set by customer; recommended range: 502000	
3	Forced Analog Mono (Automatic Switching disabled)	bit[11] = 1 bit[10:1] = 0 bit[0] = 1	none	always FM/AM

6.3.2. A2 Threshold

The threshold between Stereo/Bilingual and Mono Identification for the A2 Standard has been made programmable according to the user's preferences. An internal hysteresis ensures robustness and stability

. **Table 6–7:** Write Register on I²C Subaddress 10_{hex} : A2 Threshold

Register Address	Function	Name
THRESHOLDS		
00 22 _{hex} (write)	A2 THRESHOLD Register	A2_THRESH
	Defines threshold of all A2 and EIA_J standards for Stereo and Bilingual detection	
	bit[15:0] 07F0 _{hex} force Mono Identification	
	0190 _{hex} default setting after reset	
	 00A0 _{hex} minimum Threshold for stable detection	
	recommended range : 00A0 _{hex} 03C0 _{hex}	

6.3.3. Carrier-Mute Threshold

The Carrier-Mute threshold has been made programmable according to the user's preferences. An internal hysteresis ensures stable behavior.

Register Address	Function	Name
THRESHOLDS		
00 24 _{hex} (write)	Carrier-Mute THRESHOLD Register Defines threshold for the carrier mute feature bit[15:0] 0000 _{hex} Carrier-Mute always ON (both channels muted) 002A _{hex} default setting after reset 07FF _{hex} Carrier-Mute always OFF (both channels forced on) recommended range : 0014 _{hex} 0050 _{hex}	CM_THRESH

6.3.4. Register AD_CV

The use of this register is no longer recommended. Use it only in cases where compatibility to the MSP 34x0D is required. Using the STANDARD SELECTION register together with the MODUS register provides a more economic way to program the MSP 44x0G.

Table 6-9: AD_CV Register; reset status: all bits are "0"

	AD_CV (00 BB _{hex})	Automatic setting by STANDARD SELECT Register			
Bit	Function	Settings	2-8, 0A-60 _{hex}	9	
[0]	not used	must be set to 0	0	0	
[1:6]	Reference level in case of Automatic Gain Control = on (see Table 6–10). Constant gain factor when Automatic Gain Control = off (see Table 6–11).		101000	100011	
[7]	Determination of Automatic Gain or Constant Gain	0 = constant gain 1 = automatic gain	1	1	
[8]	Selection of Sound IF source (identical to MODUS[8])	0 = ANA_IN1+ 1 = ANA_IN2+	x	х	
[9]	MSP-Carrier-Mute Feature	0 = off: no mute 1 = on: mute as de- scribed in section 2.2.2.	1	0	
[10:15]	not used	must be set to 0	0	0	
X : not affe	ected while choosing the TV sound standard by m	eans of the STANDARD SEL	ECT Register	•	

Note: This register is initialized during STANDARD SELECTION and is automatically updated when Automatic Sound Select (MODUS[0]=1) is on.

Table 6–10: Reference Values for Active AGC (AD_CV[7] = 1)

Application	Input Signal Contains	AD_CV [6:1] Ref. Value	AD_CV [6:1] in integer	Range of Input Signal at pin ANA_IN1+ and ANA_IN2+
Terrestrial TV				
 FM Standards 	1 or 2 FM Carriers	101000	40	$0.10 - 3 V_{pp}^{1}$
– NICAM/FM	1 FM and 1 NICAM Carrier	101000	40	$0.10 - 3 V_{pp}^{1)}$
– NICAM/AM	1 AM and 1 NICAM Carrier	100011	35	0.10 – 1.4 V _{pp} (recommended: 0.10 – 0.8 V _{pp})
 NICAM only 	1 NICAM Carrier only	010100	20	0.05 – 1.0 V _{pp}
SAT	1 or more FM Carriers	100011	35	0.10 – 3 V _{pp} ¹⁾
ADR	FM and ADR carriers	see DRP 3510A	A data sheet	

¹⁾ For signals above 1.4 V_{pp}, the minimum gain of 3 dB is switched, and overflow of the A/D converter may result. Due to the robustness of the internal processing, the IC works up to and even more than 3 V_{pp}, if norm conditions of FM/NICAM or FM1/FM2 ratio are supposed. In this overflow case, a loss of FM-S/N ratio of about 10 dB may appear.

Step	AD_CV [6:1] Constant Gain	Gain	Input Level at pin ANA_IN1+ and ANA_IN2+
0	000000	3.00 dB	maximum input level: 3 V _{pp} (FM) or 1 V _{pp} (NICAM) ¹⁾
1	000001	3.85 dB	
2	000010	4.70 dB	
3	000011	5.55 dB	
4	000100	6.40 dB	
5	000101	7.25 dB	
6	000110	8.10 dB	
7	000111	8.95 dB	
8	001000	9.80 dB	
9	001001	10.65 dB	
10	001010	11.50 dB	
11	001011	12.35 dB	
12	001100	13.20 dB	
13	001101	14.05 dB	
14	001110	14.90 dB	
15	001111	15.75 dB	
16	010000	16.60 dB	
17	010001	17.45 dB	
18	010010	18.30 dB	
19	010011	19.15 dB	
20	010100	20.00 dB	maximum input level: 0.14 Vpp

Table 6–11: AD_CV parameters for Constant Input Gain (AD_CV[7]=0)

6.3.5. Register MODE_REG

Note: The use of this register is no longer recommended. It should be used only in cases where software compatibility to the MSP 34x0D is required. Using the STANDARD SELECTION register together with the MODUS register provides a more economic way to program the MSP 44x0G.

As soon as this register is applied, the MSP 44x0G works in the **MSP 34x0D Manual/Compatibility Mode.** In this mode, **BTSC, EIA-J, and FM-Radio are disabled**. Only MSP 34x0D features are available; the use of MODUS and STATUS register is not allowed. The MSP 44x0G is reset to the normal mode by first programming the MODUS register, followed by transmitting a valid standard code to the STANDARD SELECTION register.

The register 'MODE_REG' contains the control bits determining the operation mode of the MSP 44x0G in the MSP 34x0D Manual/Compatibility Mode; Table 6–12 explains all bit positions.

Table 6–12: Control word 'MODE_REG';	reset status: all bits are "0"
--------------------------------------	--------------------------------

			Automatic setting by STANDARD SELECT Register				
Bit	Function	Comment	Definition	2 - 5	8, A, B	9	
[0]	not used		0 : must be used	0	0	0	
[1]	DCTR_TRI	Digital control out 0/1 tri-state	0 : active 1 : tri-state	X	X	Х	
[2]	I ² S_TRI	I ² S outputs tri-state (I2S_CL, I2S_WS, I2S_DA_OUT)	0 : active 1 : tri-state	X	Х	X	
[3]	I ² S Mode ¹⁾	Master/Slave mode of the I ² S bus	0 : Master 1 : Slave	Х	Х	Х	
[4]	I ² S_WS Mode	WS due to the Sony or Philips-Format	0 : Sony 1 : Philips	Х	Х	Х	
[5]	Audio_CL_OUT	Switch Audio_Clock_Output to tri-state	0 : on 1 : tri-state	X	Х	X	
[6]	NICAM ¹⁾	Mode of MSP-Ch1	0 : FM 1 : Nicam	0	1	1	
[7]	not used		0 : must be used	0	0	0	
[8]	FM AM	Mode of MSP-Ch2	0 : FM 1 : AM	0	0	1	
[9]	HDEV	High Deviation Mode (channel matrix must be sound A)	0 : normal 1 : high deviation mode	0	0	0	
[11:10]	not used		0 : must be used	0	0	0	
[12]	MSP-Ch1 Gain	see also Table 6–14	0 : Gain = 6 dB 1 : Gain = 0 dB	0	0	0	
[13]	FIR1-Filter Coeff. Set	see also Table 6–14	0 : use FIR1 1 : use FIR2	1	0	0	
[14]	ADR	Mode of MSP Ch1/ ADR-Interface	0 : normal mode/tri-state 1 : ADR-mode/active	0	0	0	
[15]	AM-Gain	Gain for AM Demodulation	0 : 0 dB (default. of MSPB) 1 :12 dB (recommended)	1	1	1	
¹⁾ NICAN	/I and I ² S-Master mo	ode are not allowed simultan	eously		ffected by ARD SELECT	register	

Table 6–13:	Loading sequence for FIR-coefficients
-------------	---------------------------------------

FIR1 00 01 _{hex} (MSP-Ch1: NICAM/FM2)								
No.	Symbol Name	Bits	Value					
1	NICAM/FM2_Coeff. (5)	8						
2	NICAM/FM2_Coeff. (4)	8						
3	NICAM/FM2_Coeff. (3)	8	see Table 6–14					
4	NICAM/FM2_Coeff. (2)	8						
5	NICAM/FM2_Coeff. (1)	8						
6	NICAM/FM2_Coeff. (0)							
FIR2 00 05 _{hex} (MSP-Ch2: FM1/AM)								
No.	Symbol Name	Bits	Value					
1	IMREG1	8	04 _{hex}					
2	IMREG1/IMREG2	8	40 _{hex}					
3	IMREG2	8	00 _{hex}					
4	FM/AM_Coef (5)	8						
5	FM/AM_Coef (4)	8						
6	FM/AM_Coef (3)	8	see Table 6–14					
7	FM/AM_Coef (2)	8						
8	FM/AM_Coef (1)	8						
9	FM/AM_Coef (0)	8						

6.3.6. FIR-Parameter, Registers FIR1 and FIR2

Note: The use of this register is no longer recommended. It should be used only in cases where software compatibility to the MSP 34x0D is required. Using the STANDARD SELECTION register together with the MODUS register provides a more economic way to program the MSP 44x0G.

Data-shaping and/or FM/AM bandwidth limitation is performed by a pair of linear phase Finite Impulse Response filters (FIR-filter). The filter coefficients are programmable and are either configured automatically by the STANDARD SELECT register or written manually by the control processor via the control bus. Two not necessarily different sets of coefficients are required: one for MSP-Ch1 (NICAM or FM2) and one for MSP-Ch2 (FM1 = FM-mono). In Table 6–14 several coefficient sets are proposed.

To load the FIR-filters, the following data values are to be transferred **8 bits at a time embedded LSB-bound in a 16-bit word**.

The loading sequences must be obeyed. To change a coefficient set, the complete block FIR1 or FIR2 must be transmitted.

Note: For compatibility with MSP 3410B, IMREG1 and IMREG2 have to be transmitted. The value for IMREG1 and IMREG2 is 004. Due to the partitioning to 8-bit units, the values 04_{hex} , 40_{hex} , and 00_{hex} arise.

6.3.7. DCO-Registers

Note: The use of this register is no longer recommended. It should be used only in cases where software-compatibility to the MSP 34x0D is required. Using the STANDARD SELECTION register together with the MODUS register provides a more economic way to program the MSP 44x0G.

When selecting a TV-sound standard by means of the STANDARD SELECT register, all frequency tuning is performed automatically.

If manual setting of the tuning frequency is required, a set of 24-bit registers determining the mixing frequencies of the quadrature mixers can be written manually into the IC. In Table 6–15, some examples of DCO registers are listed. It is necessary to divide them up into low part and high part. The formula for the calculation of the registers for any chosen IF frequency is as follows:

INCR_{dec} = int(f/fs $\cdot 2^{24}$)

with: int = integer function

- f = IF frequency in MHz
- f_{S} = sampling frequency (18.432 MHz)

Conversion of INCR into hex-format and separation of the 12-bit low and high parts lead to the required register values (DCO1_HI or _LO for MSP-Ch1, DCO2_HI or LO for MSP-Ch2).

			Terre	estrial T	V Stand	ards		FIR filt band-p	FM - Satellite FIR filter corresponds to a band-pass with a band- width of B = 130 to 500 kHz f_c					frequency	
		, D/K- M-FM	I NICA		_					380 kHz	500 kHz	Auto- search			
Coef(i)	FIR1	FIR2	FIR1	FIR2	FIR1	FIR2	FIR2	FIR2	FIR2	FIR2	FIR2	FIR2	FIR2	FIR2	
0	-2	3	2	3	-2	-4	3	73	9	3	-8	-1	-1	-1	
1	-8	18	4	18	-8	-12	18	53	18	18	-8	-9	-1	-1	
2	-10	27	-6	27	-10	-9	27	64	28	27	4	-16	-8	-8	
3	10	48	-4	48	10	23	48	119	47	48	36	5	2	2	
4	50	66	40	66	50	79	66	101	55	66	78	65	59	59	
5	86	72	94	72	86	126	72	127	64	72	107	123	126	126	
Mode- REG[12]	()	()	0		0	1	1	1	1	1	1	0	
Mode- REG[13]	(0	0		0		1	1	1	1	1	1	1	0	

Table 6–14: 8-bit FIR-coefficients (decimal integer) for MSP 34x0D; reset status: all coefficients are "0"
--

 Table 6–15:
 DCO registers for the MSP 44x0G; reset status:
 DCO_HI/LO = "0000"

	DCO1_LO 00 93 _{hex} , DCO1_HI 00 9B _{hex} ; DCO2_LO 00 A3 _{hex} , DCO2_HI 00 AB _{hex}										
Freq. MHz	DCO_HI/hex	DCO_LO/hex	Freq. MHz	DCO_HI/hex	DCO_LO/hex						
4.5	03E8	000									
5.04 5.5 5.58 5.7421875	0460 04C6 04D8 04FC	0000 038E 0000 00AA	5.76 5.85 5.94	0500 0514 0528	0000 0000 0000						
6.0 6.2 6.5 6.552	0535 0561 05A4 05B0	0555 0C71 071C 0000	6.6 6.65 6.8	05BA 05C5 05E7	0AAA 0C71 01C7						
7.02	0618	0000	7.2	0640	0000						
7.38	0668	0000	7.56	0690	0000						

6.4. Manual/Compatibility Mode: Description of Demodulator Read Registers

Note: The use of these register is no longer recommended. It should be used only in cases where software compatibility to the MSP 34x0D is required. Using the STANDARD SELECTION register together with the STATUS register provides a more economic way to program the MSP 44x0G and to retrieve information from the IC.

All registers except C_AD_BITs are 8 bits wide. They can be read out of the RAM of the MSP 44x0G if the MSP 34x0D Manual/Compatibility Mode is required.

All transmissions take place in 16-bit words. The valid 8-bit data are the 8 LSBs of the received data word.

If the Automatic Sound Select feature is not used, the NICAM or FM-identification parameters must be read and evaluated by the controller in order to enable appropriate switching of the channel select matrix of the baseband processing part. The FM-identification registers are described in section 6.6.1. To handle the NICAM-sound and to observe the NICAM-quality, at least the registers C_AD_BITS and ERROR_RATE must be read and evaluated by the controller. Additional data bits and CIB bits, if supplied by the NICAM transmitter, can be obtained by reading the registers ADD_BITS and CIB_BITS.

6.4.1. NICAM Mode Control/Additional Data Bits Register

NICAM operation mode control bits and A[2:0] of the additional data bits.

Format:

MSB C_AD_BITS 00 23 _{hex}									
11		7	6	5	4	3	2	1	0
Auto _FM		A[2]	A[1]	A[0]	C4	C3	C2	C1	S

Important: "S" = Bit[0] indicates correct NICAM-synchronization (S = 1). If S = 0, the MSP 4410/4450G has not yet synchronized correctly to frame and sequence, or has lost synchronization. The remaining read registers are therefore not valid. The MSP mutes the NICAM output automatically and tries to synchronize again as long as MODE_REG[6] is set.

The operation mode is coded by C4-C1 as shown in Table 6–16.

 Table 6–16:
 NICAM operation modes as defined by

 the EBU NICAM 728 specification

C4	C3	C2	C1	Operation Mode	
0	0	0	0	Stereo sound (NICAMA/B), independent mono sound (FM1)	
0	0	0	1	Two independent mono signals (NICAMA, FM1)	
0	0	1	0	Three independent mono channels (NICAMA, NICAMB, FM1)	
0	0	1	1	Data transmission only; no audio	
1	0	0	0	Stereo sound (NICAMA/B), FM1 carries same channel	
1	0	0	1	One mono signal (NICAMA). FM1 carries same channel as NICAMA	
1	0	1	0	Two independent mono channels (NICAMA, NICAMB). FM1 carries same channel as NICAMA	
1	0	1	1	Data transmission only; no audio	
x	1	x	x	Unimplemented sound coding option (not yet defined by EBU NICAM 728 specification)	
0: N	AUTO_FM: monitor bit for the AUTO_FM Status: 0: NICAM source is NICAM 1: NICAM source is FM				

Note: It is no longer necessary to read out and evaluate the C_AD_BITS. All evaluation is performed in the MSP and indicated in the STATUS register.

6.4.2. Additional Data Bits Register

Contains the remaining 8 of the 11 additional data bits. The additional data bits are not yet defined by the NICAM 728 system.

Format:

MSB	SB ADD_BITS 00 38 _{hex} LSB						LSB
7	6	5	4	3	2	1	0
A[10]	A[9]	A[8]	A[7]	A[6]	A[5]	A[4]	A[3]

6.4.3. CIB Bits Register

CIB bits 1 and 2 (see NICAM 728 specifications).

Format:

MSB CIB_BITS 00 3E _{hex} LSE						LSB	
7	6	5	4	3	2	1	0
х	х	х	х	х	х	CIB1	CIB2

6.4.4. NICAM Error Rate Register

ERROR_RATE	00 57 _{hex}
Error free	0000 _{hex}
maximum error rate	07FF _{hex}

Average error rate of the NICAM reception in a time interval of 182 ms, which should be close to 0. The initial and maximum value of ERROR_RATE is 2047. This value is also active if the NICAM bit of MODE_REG is not set. Since the value is achieved by filtering, a certain transition time (approx. 0.5 sec) is unavoidable. Acceptable audio may have error rates up to a value of 700 int. Individual evaluation of this value by the controller and an appropriate threshold may define the fallback mode from NICAM to FM/ AM-Mono in case of poor NICAM reception.

The bit error rate per second (BER) can be calculated by means of the following formula:

BER = ERROR_RATE * $12.3*10^{-6}$ /s

6.4.5. PLL_CAPS Readback Register

It is possible to read out the actual setting of the PLL_CAPS. In standard applications, this register is not of interest for the customer.

PLL_CAPS	02 1F _{hex} L
minimum frequency	1111 1111 FF _{hex}
nominal frequency	0101 0110 56 _{hex} RESET
maximum frequency	0000 0000 00 _{hex}
PLL_CAPS	02 1F _{hex} H
PLL open	хххх ххх0
PLL closed	xxxx xxx1

6.4.6. AGC_GAIN Readback Register

It is possible to read out the actual setting of AGC_GAIN in Automatic Gain Mode. In standard applications, this register is not of interest for the customer.

AGC_GAIN	02 1E _{hex}
max. amplification (20 dB)	0001 0100 14 _{hex}
min. amplification (3 dB)	0000 0000 00 _{hex}

6.4.7. Automatic Search Function for FM-Carrier Detection in Satellite Mode

The AM demodulation ability of the MSP 4410G and MSP 4450G offers the possibility to calculate the "field strength" of the momentarily selected FM carrier, which can be read out by the controller. In SAT receivers, this feature can be used to make automatic FM carrier search possible.

For this, the MSP has to be switched to AM-mode (MODE_REG[8]), FM-Prescale must be set to $7F_{hex} = +127_{dec}$, and the FM DC notch (see section 6.5.7.) must be switched off. The sound-IF frequency range must now be "scanned" in the MSP-channel 2 by means of the programmable quadrature mixer with an appropriate incremental frequency (i.e. 10 kHz). After each incrementation, a field strength value is available at the quasi-peak detector output (quasi-peak detector source must be set to FM), which must be examined for relative maxima by the controller. This results in either continuing search or switching the MSP back to FM demodulation mode.

During the search process, the FIR2 must be loaded with the coefficient set "AUTOSEARCH", which enables small bandwidth, resulting in appropriate field strength characteristics. The absolute field strength value (can be read out of "quasi-peak detector output FM1") also gives information on whether a main FM carrier or a subcarrier was detected; and as a practical consequence, the FM bandwidth (FIR1/2) and the deemphasis (50 μ s or adaptive) can be switched accordingly.

Due to the fact that a constant demodulation frequency offset of a few kHz leads to a DC level in the demodulated signal, further fine tuning of the found carrier can be achieved by evaluating the "DC Level Readout FM1". Therefore, the FM DC Notch must be switched on, and the demodulator part must be switched back to FM-demodulation mode.

For a detailed description of the automatic search function, please refer to the corresponding MSP Windows software.

6.5. Manual/Compatibility Mode: Description of DSP Write Registers

6.5.1. Additional Channel Matrix Modes

Loudspeaker Matrix	00 08 _{hex}	L
Headphone Matrix	00 09 _{hex}	L
SCART1 Matrix	00 0A _{hex}	L
SCART2 Matrix	00 41 _{hex}	L
I ² S Matrix	00 0B _{hex}	L
Quasi-Peak Detector Matrix	00 0C _{hex}	L
SUM/DIFF	0100 0000	40 _{hex}
AB_XCHANGE	0101 0000	50 _{hex}
PHASE_CHANGE_B	0110 0000	60 _{hex}
PHASE_CHANGE_A	0111 0000	70 _{hex}
A_ONLY	1000 0000	80 _{hex}
B_ONLY	1001 0000	90 _{hex}

This table shows additional modes for the channel matrix registers.

The sum/difference mode can be used together with the quasi-peak detector to determine the sound material mode. If the difference signal on channel B (right) is near to zero, and the sum signal on channel A (left) is high, the incoming audio signal is mono. If there is a significant level on the difference signal, the incoming audio is stereo.

6.5.2. Volume Modes of SCART1/2 Outputs

Volume Mode SCART1	00 07 _{hex}	[3:0]
Volume Mode SCART2	00 40 _{hex}	[3:0]
linear	0000 RESET	0 _{hex}
logarithmic	0001	1 _{hex}

Linear Mode			
Volume SCART1	00 07 _{hex}	н	
Volume SCART2	00 40 _{hex}	н	
OFF	0000 0000 RESET	00 _{hex}	
0 dB gain (digital full scale (FS) to 2 V _{RMS} output)	0100 0000	40 _{hex}	
+6 dB gain (–6 dBFS to 2 V _{RMS} output)	0111 1111	7F _{hex}	

Note: SCART Volume linear mode will not be supported in the future (documented for compatibility reasons only).

6.5.3. FM Fixed Deemphasis

FM Deemphasis	00 0F _{hex}	н
50 μs	0000 0000 RESET	00 _{hex}
75 μs	0000 0001	01 _{hex}
J17	not available	
OFF	0011 1111	3F _{hex}

Note: This register is initialized during STANDARD SELECTION and is automatically updated when Automatic Sound Select (MODUS[0]=1) is on.

6.5.4. FM Adaptive Deemphasis

FM Adaptive Deemphasis WP1	00 0F _{hex}	L
OFF	0000 0000 RESET	00 _{hex}
WP1	0011 1111	3F _{hex}

Note: This register is initialized during STANDARD SELECTION and is automatically updated when Automatic Sound Select (MODUS[0]=1) is on.

6.5.5. NICAM Deemphasis

A J17 Deemphasis is always applied to the NICAM signal. It is not switchable.

6.5.6. Identification Mode for A2 Stereo Systems

Identification Mode	00 15 _{hex}	L
Standard B/G (German Stereo)	0000 0000 RESET	00 _{hex}
Standard M (Korean Stereo)	0000 0001	01 _{hex}
Reset of Ident-Filter	0011 1111	3F _{hex}

To shorten the response time of the identification algorithm after a program change between two FM-Stereo capable programs, the reset of the ident-filter can be applied.

Sequence:

- 1. Program change
- 2. Reset ident-filter
- 3. Set identification mode back to standard B/G or M
- 4. Wait approx. 500 ms
- 5. Read stereo detection register

Note: This register is initialized during STANDARD SELECTION and is automatically updated when Automatic Sound Select (MODUS[0]=1) is on.

6.5.7. FM DC Notch

The DC compensation filter (FM DC Notch) for FM input can be switched off. This is used to speed up the automatic search function (see Section 6.4.7.). In normal FM-mode, the FM DC Notch should be switched on.

FM DC Notch	00 17 _{hex}	L
ON	0000 0000 Reset	00 _{hex}
OFF	0011 1111	3F _{hex}

6.6. Manual/Compatibility Mode: Description of DSP Read Registers

All readable registers are 16-bit wide. Transmissions via I²C bus have to take place in 16-bit words. Some of the defined 16-bit words are divided into low and high byte, thus holding two different control entities.

These registers are not writable.

6.6.1. Stereo Detection Register for A2 Stereo Systems

Stereo Detection Register	00 18 _{hex} H
Stereo Mode	Reading (two's complement)
MONO	near zero
STEREO	positive value (ideal reception: 7F _{hex})
BILINGUAL	negative value (ideal reception: 80 _{hex)}

Note: It is no longer necessary to read out and evaluate the A2 identification level. All evaluation is performed in the MSP and indicated in the STATUS register.

6.6.2. DC Level Register

DC Level Readout FM1 (MSP-Ch2)	00 1B _{hex}	H+L
DC Level Readout FM2 (MSP-Ch1)	00 1C _{hex}	H+L
DC Level	[8000 _{hex} 7FFF _{hex}] values are 16 bit two's complement	

The DC level register measures the DC component of the incoming FM signals (FM1 and FM2). This can be used for seek functions in satellite receivers and for IF FM frequencies fine tuning. A too low demodulation frequency (DCO) results in a positive DC-level and vice versa. For further processing, the DC content of the demodulated FM signals is suppressed. The time constant τ , defining the transition time of the DC Level Register, is approximately 28 ms.

6.7. Demodulator Source Channels in Manual Mode

6.7.1. Terrestric Sound Standards

Table 6–17 shows the source channel assignment of the demodulated signals in case of manual mode for all terrestric sound standards. See Table 2–2 for the assignment in the Automatic Sound Select mode. In manual mode for terrestric sound standards, only two demodulator sources are defined.

6.7.2. SAT Sound Standards

Table 6–18 shows the source channel assignment of the demodulated signals for SAT sound standards.

Source					rce Channels of Sound Select Block	
Broadcasted Sound Standard	Selected MSP Standard Code	Broadcasted Sound Mode	FM Matrix	FM/AM (use 0 for channel select)	Stereo or A/B (use 1 for channel select)	
B/G-FM	03 04, 05 02 30	MONO	Sound A Mono	Mono	Mono	
D/K-FM M-Korea M-Japan		STEREO	German Stereo Korean Stereo	Stereo	Stereo	
		BILINGUAL, Languages A and B	No Matrix	Left = A Right = B	Left = A Right = B	
B/G-NICAM08L-NICAM09I-NICAM0AD/K-NICAM0BD/K-NICAM0C(with high0Ddeviation FM)	09 0A	NICAM not available or NICAM error rate too high	Sound A Mono ¹⁾	analog Mono	no sound with AUTO_FM: analog Mono	
	0C	MONO	Sound A Mono ¹⁾	analog Mono	NICAM Mono	
		STEREO	Sound A Mono ¹⁾	analog Mono	NICAM Stereo	
		BILINGUAL, Languages A and B	Sound A Mono ¹⁾	analog Mono	Left = NICAM A Right = NICAM B	
BTSC -	20	MONO	Sound A Mono	Mono	Mono	
		STEREO	Korean Stereo	Stereo	Stereo	
		MONO + SAP	Sound A Mono	Mono	Mono	
		STEREO + SAP	Korean Stereo	Stereo	Stereo	
	21	MONO	Sound A Mono	Mono	Mono	
		STEREO		Mono		
		MONO + SAP	No Matrix	Left = Mono Right = SAP	Left = Mono	
		STEREO + SAP			Right = SAP	
FM-Radio	40	MONO	Sound A Mono	Mono	Mono	
		STEREO	Korean Stereo	Stereo	Stereo	
¹⁾ Automatic refresh to Sound A Mono, do not write any other value to the register FM Matrix!						

Table 6-17: Manual Sound Select Mode for Terrestric Sound Standards

Table 6-18: Manual Sound Select Modes for SAT-Standards

				Source Channels of Sound Select Block for SAT-Modes		
Broadcasted Sound Standard	Selected MSP Standard Code	Broadcasted Sound Mode	FM Matrix	FM/AM (source select: 0)	Stereo or A/B (source select: 1)	Stereo or A (source select: 3)
FM SAT	6, 50 _{hex}	MONO	Sound A Mono	Mono	Mono	Mono
	51 _{hex}	STEREO	No Matrix	Stereo	Stereo	Stereo
		BILINGUAL	No Matrix	Left = A (FM1) Right = B (FM2)	Left = A (FM1) Right = B (FM2)	A (FM1)

7. Appendix D: Application Information

7.1. Exclusions of Audio Baseband Features

In general, all functions can be switched independently. Two exceptions exist:

- 1. NICAM cannot be processed simultaneously with the FM2 channel.
- 2. FM adaptive deemphasis cannot be processed simultaneously with FM-identification.

7.2. Phase Relationship of Analog Outputs

The analog output signals: Loudspeaker, headphone, and SCART2 all have the same phases. The user does not need to correct output phases when using these analog outputs directly. The SCART1 output has opposite phase.

Using the I^2 S-outputs for other DSPs or D/A converters, care must be taken to adjust for the correct phase. If the attached coprocessor is one of the MSP family, the following schematics help to determine the phase relationship.

7.3. Compatibility Restrictions to MSP 34x0D

The MSP 44x0G is fully hardware compatible to the MSP 34x0D. However, to substitute a MSP 34x0D by the corresponding MSP 44x0G, the controller software has to be adapted slightly:

- 1. The register FM-Matrix (00 $0E_{hex}$ low part) must be changed from "no matrix (00_{hex})" to "sound A mono (03_{hex})" during mono transmission of all TV-sound standards (see also Table 6–17).
- 2. With the MSP 44x0G, the STANDARD SELECTION initializes the FM-deemphasis, which is not the case for the MSP 34x0D. So, if STANDARD SELECTION is applied, this I²C instruction can be omitted.





Fig. 7-1: Phase diagram of the MSP 44x0G

7.4. Application Circuit



8. Appendix E: MSP 44x0G Version History

MSP 3450G-B8

First release for Multichannel application together with DPL 4519G and MAS 3528E.

9. Data Sheet History

1. Preliminary data sheet: "MSP 44x0G Multistandard Sound Processor Family", May 16, 2001, 6251-533-1PD. First release of the preliminary data sheet.

Micronas GmbH Hans-Bunte-Strasse 19 D-79108 Freiburg (Germany) P.O. Box 840 D-79008 Freiburg (Germany) Tel. +49-761-517-0 Fax +49-761-517-2174 E-mail: docservice@micronas.com Internet: www.micronas.com

Printed in Germany Order No. 6251-533-1PD All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Any new issue of this data sheet invalidates previous issues. Product availability and delivery are exclusively subject to our respective order confirmation form; the same applies to orders based on development samples delivered. By this publication, Micronas GmbH does not assume responsibility for patent infringements or other rights of third parties which may result from its use.

Further, Micronas GmbH reserves the right to revise this publication and to make changes to its content, at any time, without obligation to notify any person or entity of such revisions or changes. No part of this publication may be reproduced, photocopied, stored on a

No part of this publication may be reproduced, photocopied, stored on a retrieval system, or transmitted without the express written consent of Micronas GmbH.