Integrated
Circuit
ICS91309I

Systems, Inc.

## High Performance Communication Buffer

## General Description

The ICS91309I is a high performance, low skew, low jitter zero delay buffer. It uses a phase lock loop (PLL) technology to align, in both phase and frequency, the REF input with the CLKOUT signal. It is designed to distribute high speed clocks in communication systems operating at speeds from 10 to 133 MHz .

The ICS91309I provides synchronization between the input and output. The synchronization is established via CLKOUT feed back to the input of the PLL. Since the skew between the input and output is less than $+/-350 \mathrm{pS}$, the part acts as a zero delay buffer.

ICS91309I has two banks of four outputs controlled by two address lines. Depending on the selected address line, bank $B$ or both banks can be put in a tri-state mode. In this mode, the PLL is still running and only the output buffers are put in a high impedance mode. The test mode shuts off the PLL and connects the input directly to the output buffers (see table below for functionality).

ICS91309I comes in a 16 -pin 150 mil SOIC, SSOP or 4.40 mm TSSOP package. In the absence of REF input, the device will enter a powerdown mode. In this mode, the PLL is turned off and the output buffers are pulled low. Power down mode provides the lowest power consumption for a standby condition.

## Block Diagram



## Features

- Zero input - output delay
- Frequency range $10-133 \mathrm{MHz}$ (3.3V)
- 5 V tolerant input REF
- High loop filter bandwidth ideal for Spread Spectrum applications.
- Less than 125 ps cycle to cycle Jitter
- Skew controlled outputs
- Available in 16 pin, 150 mil SSOP, SOIC \& 4.40 mm TSSOP packages
- Skew: Group-to-Group:<215 ps
- Skew within Group: <100 ps
- Industrial temperature range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$


## Pin Configuration



## 16 pin SSOP, SOIC \& TSSOP

Functionality

| FS2 | FS1 | CLKA(1:4) | CLKB(1:4) | CLKOUT | Ouput <br> Source | PLL <br> Shutdown |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Tristate | Tristate | Driven | PLL | N |
| 0 | 1 | Driven | Tristate | Driven | PLL | N |
| 1 | 0 | PLL <br> Bypass <br> Mode | PLL <br> Bypass <br> Mode | PLL <br> Bypass <br> Mode | REF | Y |
| 1 | 1 | Driven | Driven | Driven | PLL | N |

[^0]
## Pin Descriptions

| PIN \# | PIN NAME | PIN TYPE | DESCRIPTION |
| :---: | :--- | :---: | :--- |
| 1 | REF $^{1}$ | IN | Input reference frequency, 5V tolerant input |
| 2 | CLKA1 $^{2}$ | OUT | Buffered clock output, Bank A |
| 3 | CLKA2 $^{2}$ | OUT | Buffered clock output, Bank A |
| 4 | VDD | PWR | Power Supply |
| 5 | GND $^{2}$ | PWR | Ground |
| 6 | CLKB1 $^{2}$ | OUT | Buffered clock output, Bank B |
| 7 | CLKB2 $^{2}$ | OUT | Buffered clock output, Bank B |
| 8 | FS2 $^{3}$ | IN | Function select input, bit 2 |
| 9 | FS1 $^{3}$ | IN | Function select input, bit 1 |
| 10 | CLKB3 $^{2}$ | OUT | Buffered clock output, Bank B |
| 11 | CLKB4 $^{2}$ | OUT | Buffered clock output, Bank B |
| 12 | GND $^{13}$ VDD $^{14}$ | CLKA3 $^{2}$ | PWR |
| 15 | CLKA4 $^{2}$ | PWR | Power Supply |
| 16 | CLKOUT $^{2}$ | OUT | Buffered clock output, Bank A | | Notes: |
| :--- |
| 1. Weak pull-down |
| 2. Weak pull-down on all outputs |
| 3. Weak pull-ups on these inputs |

ICS91309|
Preliminary Product Preview

## Absolute Maximum Ratings

| Supply Voltage | 7.0 V |
| :---: | :---: |
| Logic Inputs (Except REF). | GND -0.5 V to V $\mathrm{DD}+0.5 \mathrm{~V}$ |
| Logic Input REF | GND -0.5 V to GND +5.5 V |
| Ambient Operating Temperature | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

## Electrical Characteristics - Input \& Supply

$T_{A}=-40-85^{\circ} \mathrm{C}$; Supply Voltage $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-10 \%$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 2 |  |  | V |
| Input Low Voltage | $\mathrm{V}_{\mathrm{IL}}$ |  |  |  | 0.8 | V |
| Input High Current | $\mathrm{I}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ |  | 0.1 | 250 | uA |
| Input Low Current | $\mathrm{I}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | 19 | 100 | uA |
| Output High Voltage | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{IO}_{\mathrm{H}}=-12 \mathrm{~mA}$ | 2.4 |  |  | V |
| Output Low Voltage | $\mathrm{V}_{\mathrm{L}}$ | $\mathrm{IO}_{\mathrm{L}}=12 \mathrm{~mA}$ |  |  | 0.4 | V |
| Operating Supply <br> Current | $\mathrm{I}_{\mathrm{DD}}$ | Outputs Unloaded; $\mathrm{REF}=66 \mathrm{MHz}$ |  | 30 | 45 | mA |
|  |  |  |  |  |  |  |
| Powerdown Current | $\mathrm{I}_{\mathrm{DD}}$ | $\mathrm{REF}=0 \mathrm{Mhz}$ |  | 0.3 | 50 | uA |
| Input Frequency | $\mathrm{F}_{\mathrm{i}}$ |  | 10 |  | 133 | MHz |
| Input Capacitance ${ }^{1}$ | $\mathrm{C}_{\mathrm{IN}}$ |  |  |  | 5 | pF |

Notes:

1. Guaranteed by design and characterization, not $100 \%$ tested in production.

## Electrical Characteristics - Outputs

$T_{A}=-40-85^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-10 \% ; \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (unless otherwise specified)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}$ | 2.4 |  |  | V |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{l} \mathrm{OL}=12 \mathrm{~mA}$ |  |  | 0.4 | V |
| Rise Time ${ }^{1}$ | $\mathrm{t}_{\mathrm{r}}$ | Measure between 0.8 V and 2.0 V |  | 1.2 | 2 | ns |
| Fall Time ${ }^{1}$ | $\mathrm{t}_{\mathrm{f}}$ | Measure between 2.0 V and 0.8 V |  | 1.2 | 2 | ns |
| PLL Lock Time ${ }^{1}$ | TLOCK | Stable $\mathrm{V}_{\mathrm{DD}}$, valid clock on REF |  |  | 1 | mS |
| Output Frequency | $\mathrm{f}_{1}$ | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | 10 |  | 100 | MHz |
|  | $\mathrm{f}_{1}$ | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ | 10 |  | 133 | MHz |
| Duty Cycle ${ }^{1}$ | Dt1 | Measured at 1.4 V , Fout $=66.7 \mathrm{MHz}$ | 40 | 50 | 60 | \% |
|  | Dt2 | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$, Fout $<50.0 \mathrm{MHz}$ | 45 | 50 | 55 | \% |
| Jitter, Cycle-to-cycle ${ }^{1}$ | $\mathrm{t}_{\text {jcyc-cyc }}$ | Measured at 66.7 MHz , loaded outputs |  |  | 125 | ps |
| Jitter, Absolute ${ }^{1}$ | Tjabs | 10,000 cycles, $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | -100 | 70 | 100 | ps |
| Jitter, 1-Sigma ${ }^{1}$ | Tj1s | 10,000 cycles, $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |  | 14 | 30 | ps |
| Skew, Group-to-Group ${ }^{1}$ | Tsk | Measured at 1.4 V |  |  | 215 | ps |
| Skew, Output-to-Output ${ }^{1}$ | Tsk | Measured at 1.4 V , within a group |  |  | 100 | ps |
| Skew, Device-to-Device ${ }^{1}$ | Tdsk-Tdsk | Measured at $\mathrm{V}_{\text {DD }} / 2$,on CLKOUT pins |  |  | 700 | ps |
| Delay, Input-to-Output ${ }^{1}$ | Dr1 | Measured at 1.4 V |  |  | 700 | ps |

Notes:

1. Guaranteed by design and characterization, not $100 \%$ tested in production.

ICS91309|
Preliminary Product Preview

## Output to Output Skew

The skew between CLKOUT and the CLKA/B outputs is not dynamically adjusted by the PLL. Since CLKOUT is one of the inputs to the PLL, zero phase difference is maintained from REF to CLKOUT. If all outputs are equally loaded, zero phase difference will maintained from REF to all outputs.
If applications requiring zero output-output skew, all the outputs must equally loaded.
If the CLKA/B outputs are less loaded than CLKOUT, CLKA/B outputs will lead it; and if the CLKA/B is more loaded than CLKOUT, CLKA/B will lag the CLKOUT.
Since the CLKOUT and the CLKA/B outputs are identical, they all start at the same time, but different loads cause them to have different rise times and different times crossing the measurement thresholds.


## Application Suggestion:

ICS91309I is a mixed analog/digital product. The analog portion of the PLL is very sensitive to any random noise generated by charging or discharging of internal or external capacitor on the power supply pins. This type of noise will cause excess jitter to the outputs of ICS91309I. Below is a recommended lay out to alleviate any addition noise. For additional information on FT. layout, please refer to our AN07. The 0.1 uF capacitors should be connected as close as possible to power pins (4 \& 13). An Isolated power plane with a 2.2 uF capacitor to ground will enhance the power line stability.


ICS91309I
Preliminary Product Preview


| SYMBOL | In Millimeters COMMON DIMENSIONS |  | In Inches COMMON DIMENSIONS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 1.35 | 1.75 | . 053 | . 069 |
| A1 | 0.1 | 0.25 | . 0040 | . 010 |
| A2 | - | 1.50 | - | . 059 |
| b | 0.20 | 0.30 | . 008 | . 012 |
| c | 0.18 | 0.25 | . 007 | . 010 |
| D | SEE VARIATIONS |  | SEE VARIATIONS |  |
| E | 5.80 | 6.20 | . 228 | . 244 |
| E1 | 3.80 | 4.00 | . 150 | . 157 |
| e | 0.635 BASIC |  | 0.025 BASIC |  |
| L | 0.40 | 1.27 | . 016 | . 050 |
| N | SEE VARIATIONS |  | SEE VARIATIONS |  |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |
| ZD | SEE VARIATIONS |  | SEE VARIATIONS |  |

VARIATIONS

| N | D mm.$$ |  | ZD | D (inch) |  | ZD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | (Ref) | MIN | MAX | (Ref) |
| 16 | 4.80 | 5.00 | 0.23 | .189 | .197 | .009 |

## Ordering Information

## ICS91309yFI-T

## Example:



ICS, AV = Standard Device
$\qquad$


| SYMBOL | In Millimeters <br> COMMON DIMENSIONS |  | In Inches  <br> COMMON DIMENSIONS  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |  |
| A | 1.35 | 1.75 | .0532 | .0688 |  |  |
| A1 | 0.10 | 0.25 | .0040 | .0098 |  |  |
| B | 0.33 | 0.51 | .013 | .020 |  |  |
| C | 0.19 | 0.25 | .0075 | .0098 |  |  |
| D | SEE VARIATIONS |  | SEE VARIATIONS |  |  |  |
| E | 3.80 | 4.0 | .1497 | .1574 |  |  |
| e | 1.27 |  | BASIC | 0.050 BASIC |  |  |
| H | 5.80 | 6.20 | .2284 | .2440 |  |  |
| h | 0.25 | 0.50 | .010 | .020 |  |  |
| L | 0.40 | 1.27 | .016 | .050 |  |  |
| N | SEE VARIATIONS |  | SEE VARIATIONS |  |  |  |
| $\alpha$ | $0^{\circ}$ |  | $8^{\circ}$ | $0^{\circ}$ |  | $8^{\circ}$ |

VARIATIONS

| N | D mm. |  | D (inch) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| 16 | 9.80 | 10.00 | .3859 | .3937 |

150 mil (Narrow Body) SOIC

## Ordering Information

## ICS91309yMI-T

Example:


ICS91309I Preliminary Product Preview


## Ordering Information

ICS91309yGI-T
Example:



[^0]:    0770A-04/30/03

