

Low Cost 10-Bit Multiplying DAC

PRELIMINARY TECHNICAL DATA

FEATURES

Lowest Cost 10-Bit DAC Direct AD7520 Equivalent Linearity: ½, 1 or 2LSB Low Power Dissipation

Full Four-Quadrant Multiplying DAC

CMOS/TTL Direct Interface

APPLICATIONS Digitally Controlled Attenuators Programmable Gain Amplifiers Function Generation Linear Automatic Gain Control




The AD7533 is a low cost 10-bit 4-quadrant multiplying DAC manufactured using an advanced thin-film-on-monolithic-CMOS wafer fabrication process.

Pin and function equivalent to the industry standard AD7520, the AD7533 is recommended as a lower cost alternative for old AD7520 sockets or new 10-bit DAC designs.


AD7533 application flexibility is demonstrated by its ability to interface to TTL or CMOS, operate or +5V to +15V power, and provide proper binary scaling for reference inputs of either positive or negative polarity.

FUNCTIONAL DIAGRAM



DIGITAL INPUTS (DTL/TTL/CMOS COMI'ATIBLE)

Logic: A switch is closed to IOUT 1 for its digital input in a "HIGH" state.




ORDERING INFORMATION

Temperature Range and Package

Nonlinearity	Commercial (Plastic) 0 to +70°C	Industrial (Ceramic) -25°C to +85°C	Military (Ceramic) -55°C to +125°C
±0.2%	AD7533JN	AD7533AD AD7533AD/883B	AD7533SD AD7533SD/883B
±0.1%	AD7533KN	AD7533BD AD7533BD/883B	AD7533TD AD7533TD/883B
±0.05%	AD7533LN	AD7533CD AD7533CD/883B	AD7533UD AD7533UD/883B

PIN CONFIGURATION



SPECIFICATIONS (VDD = +15V; VOUT1 = VOUT2 = 0V; VREF = +10V unless otherwise noted)

PARAMETER	$T_A = 25^{\circ}C$	$T_A = Operating Range^1$	Test Conditions	
STATIC ACCURACY				
Resolution	10 Bits	10 Bits		
Nonlinearity ²				
AD7533JN, AD, SD	±0.2% FSR max	±0.2% FSR max		
AD7533KN, BD, TD	±0.1% FSR max	±0.1% FSR max		
AD7533LN, CD, UD	±0.05% FSR max	±0.05% FSR max		
Gain Error ³	±1.4% FS max	±1.5% FS max	Digital Inputs = V _{INH}	
Supply Rejection ⁴				
$\Delta Gain/\Delta V_{DD}$	0.005%/%	0.008%/%	Digital Inputs = V_{INH} ; V_{DD} = +14V to +17	
Output Leakage Current				
I _{OUT1} (pin 1)	±50nA max	±200nA max	Digital Inputs = V_{INL} ; $V_{REF} = \pm 10V$	
I _{OUT2} (pin 2)	±50nA max	±200nA max	Digital Inputs = V_{INH} ; $V_{REF} = \pm 10V$	
DYNAMIC ACCURACY				
Output Current Settling Time	600ns max ⁵	800ns ⁴	To 0.05% FSR; $R_{LOAD} = 100\Omega$; Digital	
Feedthrough Error	±0.05% FSR max ⁴	±0.1% FSR max ⁴	Inputs = V_{INH} to V_{INL} or V_{INL} to V_{INH} Digital Inputs = V_{INL} ; $V_{REF} = \pm 10V$, 100kHz sinewave.	
REFERENCE INPUT				
Input Resistance (pin 15)	$5 \mathrm{k}\Omega$ min, $20 \mathrm{k}\Omega$ max	5 k Ω min, 20 k Ω max ⁶		
ANALOG OUTPUTS				
Output Capacitance				
C _{OUT1} (pin 1)	100pF max ⁴	100pF max ⁴ ↓	Digital Inputs = V _{INH}	
COUT 2 (pin 2)	35pF max ⁴	35pF max⁴ ∫	2.B. (11)	
COUT1 (pin 1)	35pF max ⁴	35pF max ⁴	Digital Inputs = V _{INL}	
C _{OUT 2} (pin 2)	100pF max ⁴	100pF max⁴ ∫	T-Brenz	
DIGITAL INPUTS			****	
Input High Voltage				
V _{INH}	2.4V min	2.4V min		
Input Low Voltage				
V _{INL}	0.8V max	0.8V max		
Input Leakage Current				
I _{IN}	±1μA max	±1μA max	$V_{IN} = 0V$ and V_{DD}	
Input Capacitance		_		
. C _{IN}	5pF max ⁴	5pF max ⁴		
POWER REQUIREMENTS				
$V_{ m DD}$	$+15V \pm 10\%$	$+15V \pm 10\%$	Rated Accuracy	
V _{DD} Range ⁴	+5V to +16V	+5V to +16V	Functionality with degraded performance	
Ipp 2mA max 2mA max I		Digital Inputs = V _{INL} or V _{INH}		
I _{DD}	100μA max	150μA max	Digital Inputs = OV or V _{DD}	

NOTES:

Commercial Ceramic (AD, BD, CD versions): -25°C to +85°C

Specifications subject to change without notice.

¹ Plastic (JN, KN, LN versions): 0 to +70°C

Military Ceramic (SD, TD, UD versions): -55°C to +125°C ² "FSR" is Full Scale Range.

³ Full Scale (FS) = $-(V_{REF})\left(\frac{1023}{1024}\right)$

⁴Guaranteed, not tested.

⁵ AC parameter, sample tested to ensure specification compliance.

⁶ Absolute temperature coefficient is approximately -300ppm/°C.

⁷100% screened to MIL-STD-883, method 5004, para. 3.1.1 through

^{3.1.12} for class B device. Final electrical tests are: Nonlinearity, Gain

Error, Output Leakage Current, V_{INH}, V_{INL}, I_{IN} and I_{DD} at +25°C and +125°C (SD, TD, UD versions) or +25°C and +85°C (AD, BD, CD versions).

ABSOLUTE MAXIMUM RATINGS

$(T_A = +25^{\circ}C \text{ unless otherwise noted})$

V _{DD} to GND	17V Ceramic (Suffix D)
R_{FB} to GND	25V To +75°C
V _{REF} to GND	Derates above +75°C by
Digital Input Voltage Range0.3V to	V _{DD} Operating Temperature Range
Output Voltage (pin 1, pin 2)0.3V to	Commercial (JN, KN, LN versions)0 to +70°C
Power Dissipation (Package)	Industrial (AD, BD, CD versions)25°C to +85°C
Plastic (Suffix N)	Military (SD, TD, UD versions)55°C to +125°C
To +70°C	mW Storage Temperature65°C to +150°C
Derates above +70°C by	¹ /°C Lead Temperature (Soldering, 10 seconds)+300°C

CAUTION:

- 1. ESD sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subjected to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts.
- 2. Do not apply voltages lower than ground or higher the VDD to any pin except VREF (pin 15) and RFB (pin 16).
- 3. The inputs of some IC amplifiers (especially wide bandwidth types) present a low impedance to V⁻ during power-up or power-down sequencing. To prevent the AD7533 OUT1 or OUT2 terminals from exceeding -300mV (which causes catastrophic substrate current) a Schottky diode (HP5082-2811 or equivalent) is recommended. The diode should be connected between OUT1 (OUT2) and ground as shown in Figures 5 and 6.

TERMINOLOGY

NONLINEARITY: Error contributed by deviation of the DAC transfer function from a best straight line function. Normally expressed as a percentage of full scale range. For a multiplying DAC, this should hold true over the entire V_{REF} range.

RESOLUTION: Value of the LSB. For example, a unipolar converter with n bits has a resolution of (2^{-n}) (V_{REF}). A bipolar converter of n bits has a resolution of $[2^{-(n-1)}]$ [V_{REF}]. Resolution in no way implies linearity.

SETTLING TIME: Time required for the output function of the DAC to settle to within 1/2 LSB for a given digital input stimulus, i.e., 0 to Full Scale.

GAIN: Ratio of the DAC's operational amplifier output voltage to the input voltage.

FEEDTHROUGH ERROR: Error caused by capacitive coupling from V_{REF} to output with all switches OFF.

OUTPUT CAPACITANCE: Capacity from I_{OUT1} and I_{OUT2} terminals to ground.

OUTPUT LEAKAGE CURRENT: Current which appears on I_{OUT1} terminal with all digital inputs LOW or on I_{OUT2} terminal when all inputs are HIGH.

CIRCUIT DESCRIPTION

GENERAL CIRCUIT INFORMATION

The AD7533, a 10-bit multiplying D/A converter, consists of a highly stable thin film R-2R ladder and ten CMOS current switches on a monolithic chip. Most applications require the addition of only an output operational amplifier and a voltage or current reference.

The simplified D/A circuit is shown in Figure 1. An inverted R-2R ladder structure is used — that is, the binarily weighted currents are switched between the I_{OUT1} and I_{OUT2} bus lines, thus maintaining a constant current in each ladder leg independent of the switch state.




Figure 1. AD7533 Functional Diagram

One of the CMOS current switches is shown in Figure 2. The geometries of devices 1, 2 and 3 are optimized to make the digital control inputs DTL/TTL/CMOS compatible over the full military temperature range. The input stage drives two inverters (devices 4, 5, 6 and 7) which in turn drive the two output N-channels. The "ON" resistances of the switches are binarily sealed so the voltage drop across each switch is the same. For example, switch 1 of Figure 2 was designed for an "ON" resistance of 20 ohms, switch 2 or 40 ohms and so on. For a 10V reference input, the current through switch 1 is 0.5mA, the current through switch 2 is 0.25mA, and so on, thus maintaining a constant 10mV drop across each switch. It is essential that each switch voltage drop be equal if the binarily weighted current division property of the ladder is to be maintained.




Figure 2. CMOS Switch




Figure 3. AD7533 Equivalent Circuit – All Digital Inputs Low

EQUIVALENT CIRCUIT ANALYSIS

The equivalent circuits for all digital inputs high and all digital inputs low are shown in Figures 3 and 4. In Figure 3 with all digital inputs low, the reference current is switched to Iout2. The current source ILEAKAGE is composed of surface and junction leakages to the substrate while the $\frac{1}{1024}$ current source represents a constant 1-bit current drain through the termination resistor on the R-2R ladder. The "ON" capacitance of the output N channel switch is 120pF, as shown on the Iout2 terminal. The "OFF" switch capacitance is 30pF, as shown on the Iout1 terminal. Analysis of the circuit for all digital inputs high, as shown in Figure 4, is similar to Figure 3; however, the "ON" switches are now on terminal Iout1, hence the 100pF at that terminal.





Figure 4. AD7533 Equivalent Circuit — All Digital Inputs High

OPERATION UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)



NOTES:

1. BI AND R2 USED ONLY IF GAIN ADJUSTMENT IS REQUIRED.
2. SCHCTTKY DIDDE CR1 (HP5082-2811 OR EQUIV) PROTECTS
OUT I TERMINAL AGAINST NEGATIVE TRANSIENTS. SEE
"CAUTION" NOTE 3.
3. C1P + ASE COMPENSATION (5 15pF) MAY BE REQUIRED WHEN
USIN'S HIGH SPEED AMPLIFIER.

Figure 5. Unipolar Binary Operation (2-Quadrant Multiplication)


DIGITAL INPUT		NOMINAL ANALOG OUTPUT (V _{OUT} as shown in Figure 1)
MSB	LSB	
11111	11111	$-V_{REF} \left(\frac{1023}{1024}\right)$
10000	00001	$-V_{REF}$ $\left(\frac{513}{1024}\right)$
10000	00000	$-V_{REF} \left(\frac{512}{1024} \right) = -\frac{V_{REF}}{2}$
01111	11111	$-V_{REF}$ $\left(\frac{511}{1024}\right)$
00000	00001	$-V_{REF} \left(\frac{1}{1024}\right)$
00000	00000	$-V_{REF} \left(\frac{0}{1024}\right) = 0$

NOTES:

- 1. Nominal Full Scale for the circuit of Figure 5 is given by FS = $-V_{REF} \left(\frac{1023}{1024} \right)$
- 2. Nominal LSB magnitude for the circuit of Figure 5 is given by LSB = V_{REF} $\left(\frac{1024}{1024}\right)$

Table 1. Unipolar Binary Code Table

BIPOLAR OPERATION (4-QUADRANT MULTIPLICATION)



ITES:

R3/R4 MATCH 0.05% OR BETTER.

R1, R2 USED ONLY IF GAIN ADJUSTMENT IS REQUIRED
C1, C2 PHASE COMPENSATION (5 – 15pf) MAY BE REQUIRED
WHEN USING HIGH SPEED AMPLIFIERS.
SCHOTTKY DIODES CR1 AND CR2 (HP5082–2811 OR EQUIV)
PROTECT OUT1 AND OUT2 TERMINALS FROM IJEGATIVE
TRANSIENTS. SEE "CAUTION" NOTE 3.

Figure 6. Bipolar Operation (4-Quadrant Multiplication)

DIGITAL INPUT		NOMINAL ANALOG OUTPUT (V _{OUT} as shown in Figure 2)
MSB	LSB	
11111	11111	$-V_{REF}\left(\frac{511}{512}\right)$
10000	00001	$-V_{REF}\left(\frac{1}{512}\right)$
10000	00000	o
01111	11111	$+V_{REF}\left(\frac{1}{512}\right)$
00000	00001	$+V_{REF}\left(\frac{511}{512}\right)$
00000	00000	$+V_{REF}\left(\frac{512}{512}\right)$


NOTES:

- 1. Nominal Full Scale Range for the circuit of Figure 6 is given by FSR = V_{REF} $\left(\frac{1023}{512}\right)$
- 2. Nominal LSB magnitude for the circuit of Figure 6 is given by LSB = V_{REF} $\left(\frac{1}{512}\right)$


Table 2. Bipolar (Offset Binary) Code Table

APPLICATIONS


10-BIT AND SIGN MULTIPLYING DAC



PROGRAMMABLE FUNCTION GENERATOR



DIGITALLY PROGRAMMABLE LIMIT DETECTOR




APPLICATIONS (continued)


DIVIDER (DIGITALLY CONTROLLED GAIN)

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


16 PIN PLASTIC DIP






LEADS ARE SOLDER PLATED KOVAR

MODIFIED SCALE FACTOR AND OFFSET







LEADS ARE GOLD-PLATED (50 MICROINCHES MIN.) KOVAR

BONDING DIAGRAM

Dimensions shown in inches and (mm).

