


HYS64T128020EDL-[25F/2.5/3/3S/3.7]-C  
HYS64T256020EDL-[25F/2.5/3/3S/3.7]-C

*200-Pin SO-DIMM DDR2 SDRAM Modules  
DDR2 SDRAM  
SO-DIMM SDRAM  
RoHS Compliant*



## Internet Data Sheet

*Rev. 1.0*

HYS64T[128/256]020EDL-[25F/2.5/3/3S/3.7]-C  
SO-DIMM DDR2 SDRAM Module

HYS64T128020EDL-[25F/2.5/3/3S/3.7]-C, HYS64T256020EDL-[25F/2.5/3/3S/3.7]-C

**Revision History: 2007-03, Rev. 1.0**

Page	Subjects (major changes since last revision)
All	Adapted internet edition
32, 33	Added IDD values.
52, 53	Pakage Outline drawings updated with SPD/TS/ Combidevice Footnote.
<b>Previous Revision: 2006-11, Rev. 0.5</b>	
All	Initial document

**We Listen to Your Comments**

Any information within this document that you feel is wrong, unclear or missing at all?

Your feedback will help us to continuously improve the quality of this document.

Please send your proposal (including a reference to this document) to:

[techdoc@qimonda.com](mailto:techdoc@qimonda.com)



# 1 Overview

This chapter gives an overview of the 200-Pin SO-DIMM DDR2 SDRAM Modules product family and describes its main characteristics.

## 1.1 Features

- 200-Pin PC2–6400, PC2–5300 and PC2–4200 DDR2 SDRAM memory modules.
- 128M × 64, 256M × 64 module organization and 64M × 16 and 128M × 8 chip organization
- Standard Double-Data-Rate-Two Synchronous DRAMs (DDR2 SDRAM) with a single + 1.8 V (± 0.1 V) power supply
- 1 GB and 2 GB modules built with 1-Gbit DDR2 SDRAMs in PG-TFBGA-84 and PG-TFBGA-60 chipsize packages
- All speed grades faster than DDR2-400 comply with DDR2-400 timing specifications.
- Programmable CAS Latencies (3, 4, 5 and 6 ), Burst Length (8 & 4) and Burst Type
- Auto Refresh (CBR) and Self Refresh
- Auto Refresh for temperatures above 85 °C  $t_{REFI} = 3.9 \mu s$ .
- Programmable self refresh rate via EMRS2 setting.
- Programmable partial array refresh via EMRS2 settings.
- DCC enabling via EMRS2 setting.
- All inputs and outputs SSTL\_1.8 compatible
- Off-Chip Driver Impedance Adjustment (OCD) and On-Die Termination (ODT)
- Serial Presence Detect with E<sup>2</sup>PROM
- SO-DIMM Dimensions (nominal): 30 mm high, 67.6 mm wide
- Based on standard reference layouts Raw Card “A” and “F”
- RoHS compliant products<sup>1)</sup>

**TABLE 1**  
Performance Table

Product Type Speed Code			-2.5F	-2.5	-3	-3S	-3.7	Unit
Speed Grade			PC2–6400 5–5–5	PC2–6400 6–6–6	PC2–5300 4–4–4	PC2–5300 5–5–5	PC2–4200 4–4–4	—
Max. Clock Frequency	@CL6	$f_{CK6}$	400	400	—	—	—	MHz
	@CL5	$f_{CK5}$	400	333	333	333	266	MHz
	@CL4	$f_{CK4}$	266	266	333	266	266	MHz
	@CL3	$f_{CK3}$	200	200	200	200	200	MHz
Min. RAS-CAS-Delay		$t_{RCD}$	12.5	15	12	15	15	ns
Min. Row Precharge Time		$t_{RP}$	12.5	15	12	15	15	ns
Min. Row Active Time		$t_{RAS}$	45	45	45	45	45	ns
Min. Row Cycle Time		$t_{RC}$	57.5	60	57	60	60	ns

1) RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury, lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers.

HYS64T[128/256]020EDL-[25F/2.5/3/3S/3.7]-C  
SO-DIMM DDR2 SDRAM Module

## 1.2 Description

The Qimonda HYS64T[128/256]020EDL-[25F/2.5/3/3S/3.7]-C module family are small outline DIMM modules “SO-DIMMs” with 30 mm height based on DDR2 technology. DIMMs are available as non-ECC modules in 128M × 64 (1GB) and 256M × 64 (2 GB) organization and density, intended for mounting into 200-pin connector sockets.

The memory array is designed with 1-Gbit Double-Data-Rate-Two (DDR2) Synchronous DRAMs. Decoupling capacitors are mounted on the PCB board. The DIMMs feature serial presence detect based on a serial E<sup>2</sup>PROM device using the 2-pin I<sup>2</sup>C protocol. The first 128 bytes are programmed with configuration data and are write protected; the second 128 bytes are available to the customer.



**TABLE 2**  
Ordering Information for RoHS Compliant Products

Product Type <sup>1)</sup>	Compliance Code <sup>2)</sup>	Description	SDRAM Technology
<b>PC2-6400</b>			
HYS64T128020EDL-25F-C	1 GB 2R×16 PC2-6400S-555-12-A0	2 Rank, Non-ECC	1 Gbit (×16)
HYS64T256020EDL-25F-C	2 GB 2R×8 PC2-6400S-555-12-F0	2 Rank, Non-ECC	1 Gbit (×8)
<b>PC2-6400</b>			
HYS64T128020EDL-2.5-C	1 GB 2R×16 PC2-6400S-666-12-A0	2 Rank, Non-ECC	1 Gbit (×16)
HYS64T256020EDL-2.5-C	2 GB 2R×8 PC2-6400S-666-12-F0	2 Rank, Non-ECC	1 Gbit (×8)
<b>PC2-5300</b>			
HYS64T128020EDL-3-C	1 GB 2R×16 PC2-5300S-444-12-A0	2 Rank, Non-ECC	1 Gbit (×16)
HYS64T256020EDL-3-C	2 GB 2R×8 PC2-5300S-444-12-F0	2 Rank, Non-ECC	1 Gbit (×8)
<b>PC2-5300</b>			
HYS64T128020EDL-3S-C	1 GB 2R×16 PC2-5300S-555-12-A0	2 Rank, Non-ECC	1 Gbit (×16)
HYS64T256020EDL-3S-C	2 GB 2R×8 PC2-5300S-555-12-F0	2 Rank, Non-ECC	1 Gbit (×8)
<b>PC2-4200</b>			
HYS64T128020EDL-3.7-C	1 GB 2R×16 PC2-4200S-444-12-A0	2 Rank, Non-ECC	1 Gbit (×16)
HYS64T256020EDL-3.7-C	2 GB 2R×8 PC2-4200S-444-12-F0	2 Rank, Non-ECC	1 Gbit (×8)

- 1) All Product Type numbers end with a place code, designating the silicon die revision. Example: HYS64T128020EDL-3.7-C, indicating Rev. “C” dies are used for DDR2 SDRAM components. For all Qimonda DDR2 module and component nomenclature see **Chapter 6** of this data sheet.
- 2) The Compliance Code is printed on the module label and describes the speed grade, for example “PC2-4200S-444-12-A0”, where 4200S means Unbuffered SO-DIMM modules with 4.26 GB/sec Module Bandwidth and “444-12” means Column Address Strobe (CAS) latency = 4, Row Column Delay (RCD) latency = 4 and Row Precharge (RP) latency = 4 using the latest JEDEC SPD Revision 1.2 and produced on the Raw Card “A”.

HYS64T[128/256]020EDL-[25F/2.5/3/3S/3.7]-C  
SO-DIMM DDR2 SDRAM Module**TABLE 3**  
Address Format

DIMM Density	Module Organization	Memory Ranks	ECC/ Non-ECC	# of SDRAMs	# of row/bank/column bits	Raw Card
1 GByte	128M × 64	2	Non-ECC	8	13/3/10	A
2 GByte	256M × 64	2	Non-ECC	16	14/3/10	F

**TABLE 4**  
Components on Modules

Product Type	DRAM Components	DRAM Density	DRAM Organisation	Note <sup>1)2)</sup>
HYS64T128020EDL	HYB18T1G160CF	1 Gbit	64M × 16	—
HYS64T256020EDL	HYB18T1G800CF	1 Gbit	128M × 8	—

1) For a detailed description of all functionalities of the DRAM components on these modules see the component data sheet.

2) Green Products



## 2 Pin Configuration

The pin configuration of the Small Outline DDR2 SDRAM DIMM is listed by function in **Table 5** (200 pins). The abbreviations used in columns Pin Type and Buffer Type are explained in **Table 6** and **Table 7** respectively. The Pin numbering is depicted in **Figure 1**.

**TABLE 5**  
Pin Configuration of SO-DIMM

Pin No.	Name	Pin Type	Buffer Type	Function
<b>Clock Signals</b>				
30	CK0	I	SSTL	<b>Clock Signals 2:0, Complement Clock Signals 2:0</b>
164	CK1	I	SSTL	
32	$\overline{\text{CK0}}$	I	SSTL	
166	$\overline{\text{CK1}}$	I	SSTL	
79	CKE0	I	SSTL	<b>Clock Enable Rank 1:0</b>
80	CKE1	I	SSTL	<i>Note: 2 Ranks module</i>
	NC	NC	—	<b>Not Connected</b> <i>Note: 1-rank module</i>
<b>Control Signals</b>				
110	$\overline{\text{S0}}$	I	SSTL	<b>Chip Select Rank 1:0</b> <i>Note: 2 Ranks module</i>
115	$\overline{\text{S1}}$	I	SSTL	
	NC	NC	—	
108	$\overline{\text{RAS}}$	I	SSTL	<b>Row Address Strobe</b>
113	$\overline{\text{CAS}}$	I	SSTL	<b>Column Address Strobe</b>
109	$\overline{\text{WE}}$	I	SSTL	<b>Write Enable</b>
<b>Address Signals</b>				
107	BA0	I	SSTL	<b>Bank Address Bus 2:0</b>
106	BA1	I	SSTL	
85	BA2	I	SSTL	<b>Bank Address Bus 2</b> Greater than 512Mb DDR2 SDRAMs
	NC	NC	SSTL	<b>Less than 1Gb DDR2 SDRAMs</b>



HYS64T[128/256]020EDL-[25F/2.5/3/3S/3.7]-C  
SO-DIMM DDR2 SDRAM Module

Pin No.	Name	Pin Type	Buffer Type	Function
102	A0	I	SSTL	<b>Address Bus 12:0</b>
101	A1	I	SSTL	
100	A2	I	SSTL	
99	A3	I	SSTL	
98	A4	I	SSTL	
97	A5	I	SSTL	
94	A6	I	SSTL	
92	A7	I	SSTL	
93	A8	I	SSTL	
91	A9	I	SSTL	
105	A10	I	SSTL	
	AP	I	SSTL	
90	A11	I	SSTL	
89	A12	I	SSTL	<b>Address Signal 12</b> <i>Note: Module based on 256 Mbit or larger dies</i>
116	A13	I	SSTL	<b>Address Signal 13</b> <i>Note: 1 Gbit based module</i>
	NC	NC	—	<b>Not Connected</b> <i>Note: Module based on 512 Mbit or smaller dies</i>
<b>Data Signals</b>				
5	DQ0	I/O	SSTL	<b>Data Bus 63:0</b> <i>Note: Data Input/Output pins</i>
7	DQ1	I/O	SSTL	
17	DQ2	I/O	SSTL	
19	DQ3	I/O	SSTL	
4	DQ4	I/O	SSTL	
6	DQ5	I/O	SSTL	
14	DQ6	I/O	SSTL	
16	DQ7	I/O	SSTL	
23	DQ8	I/O	SSTL	
25	DQ9	I/O	SSTL	
35	DQ10	I/O	SSTL	
37	DQ11	I/O	SSTL	



HYS64T[128/256]020EDL-[25F/2.5/3/3S/3.7]-C  
SO-DIMM DDR2 SDRAM Module

Pin No.	Name	Pin Type	Buffer Type	Function
20	DQ12	I/O	SSTL	<b>Data Bus 63:0</b> Data Input/Output pins
22	DQ13	I/O	SSTL	
36	DQ14	I/O	SSTL	
38	DQ15	I/O	SSTL	
43	DQ16	I/O	SSTL	
45	DQ17	I/O	SSTL	
55	DQ18	I/O	SSTL	
57	DQ19	I/O	SSTL	
44	DQ20	I/O	SSTL	
46	DQ21	I/O	SSTL	
56	DQ22	I/O	SSTL	
58	DQ23	I/O	SSTL	
61	DQ24	I/O	SSTL	
63	DQ25	I/O	SSTL	
73	DQ26	I/O	SSTL	
75	DQ27	I/O	SSTL	
62	DQ28	I/O	SSTL	
64	DQ29	I/O	SSTL	
74	DQ30	I/O	SSTL	
76	DQ31	I/O	SSTL	
123	DQ32	I/O	SSTL	
125	DQ33	I/O	SSTL	
135	DQ34	I/O	SSTL	
137	DQ35	I/O	SSTL	
124	DQ36	I/O	SSTL	
126	DQ37	I/O	SSTL	
134	DQ38	I/O	SSTL	
136	DQ39	I/O	SSTL	
141	DQ40	I/O	SSTL	
143	DQ41	I/O	SSTL	
151	DQ42	I/O	SSTL	
153	DQ43	I/O	SSTL	
140	DQ44	I/O	SSTL	
142	DQ45	I/O	SSTL	
152	DQ46	I/O	SSTL	
154	DQ47	I/O	SSTL	
157	DQ48	I/O	SSTL	
159	DQ49	I/O	SSTL	
173	DQ50	I/O	SSTL	
175	DQ51	I/O	SSTL	





HYS64T[128/256]020EDL-[25F/2.5/3S/3.7]-C  
SO-DIMM DDR2 SDRAM Module

Pin No.	Name	Pin Type	Buffer Type	Function
158	DQ52	I/O	SSTL	<b>Data Bus 63:0</b>
160	DQ53	I/O	SSTL	
174	DQ54	I/O	SSTL	
176	DQ55	I/O	SSTL	
179	DQ56	I/O	SSTL	
181	DQ57	I/O	SSTL	
189	DQ58	I/O	SSTL	
191	DQ59	I/O	SSTL	
180	DQ60	I/O	SSTL	
182	DQ61	I/O	SSTL	
192	DQ62	I/O	SSTL	
194	DQ63	I/O	SSTL	
<b>Data Strobe Signals</b>				
13	DQS0	I/O	SSTL	<b>Data Strobe Bus 7:0</b>
11	$\overline{\text{DQS0}}$	I/O	SSTL	
31	DQS1	I/O	SSTL	
29	$\overline{\text{DQS1}}$	I/O	SSTL	
51	DQS2	I/O	SSTL	
49	$\overline{\text{DQS2}}$	I/O	SSTL	
70	DQS3	I/O	SSTL	
68	$\overline{\text{DQS3}}$	I/O	SSTL	
131	DQS4	I/O	SSTL	
129	$\overline{\text{DQS4}}$	I/O	SSTL	
148	DQS5	I/O	SSTL	
146	$\overline{\text{DQS5}}$	I/O	SSTL	
169	DQS6	I/O	SSTL	
167	$\overline{\text{DQS6}}$	I/O	SSTL	
188	DQS7	I/O	SSTL	
186	$\overline{\text{DQS7}}$	I/O	SSTL	
<b>Data Mask Signals</b>				
10	DM0	I	SSTL	<b>Data Mask Bus 7:0</b>
26	DM1	I	SSTL	
52	DM2	I	SSTL	
67	DM3	I	SSTL	
130	DM4	I	SSTL	
147	DM5	I	SSTL	
170	DM6	I	SSTL	
185	DM7	I	SSTL	
<b>EEPROM</b>				
197	SCL	I	CMOS	<b>Serial Bus Clock</b>



HYS64T[128/256]020EDL-[25F/2.5/3/3S/3.7]-C  
SO-DIMM DDR2 SDRAM Module

Pin No.	Name	Pin Type	Buffer Type	Function
195	SDA	I/O	OD	<b>Serial Bus Data</b>
198	SA0	I	CMOS	<b>Serial Address Select Bus 2:0</b>
200	SA1	I	CMOS	
50	$\overline{\text{EVENT}}$	O	OD	<b>EVENT</b>
	NC	—	—	<b>Not Connected</b>
<b>Power Supplies</b>				
1	$V_{\text{REF}}$	AI	—	<b>I/O Reference Voltage</b>
199	$V_{\text{DDSPD}}$	PWR	—	<b>EEPROM Power Supply</b>
81,82,87,88,95,96,103,104, 111,112,117,118	$V_{\text{DD}}$	PWR	—	<b>Power Supply</b>
2,3,8,9,12,15,18,21,24,27,28, 33,34,39,40,41,42,47,48,53, 54,59,60,65,66,71,72,77,78, 121,122,127,128,132,133,138,139, 144,145,149,150,155,156, 161,162,165,171,172,177, 178,183,184,187,190,193,196	$V_{\text{SS}}$	GND	—	<b>Ground Plane</b>
<b>Other pins</b>				
114	ODT0	I	SSTL	<b>On-Die Termination Control 1:0</b>
119	ODT1	I	SSTL	<b>On-Die Termination Control 1</b> <i>Note: 2 Rank modules</i>
	NC	NC	—	<b>Not Connected</b> <i>Note: 1 Rank modules</i>
69,83,84,120,163,168	NC	NC	—	<b>Not connected</b>

**TABLE 6**  
Abbreviations for pin Type

Abbreviation	Description
I	Standard input-only pin. Digital levels.
O	Output. Digital levels.
I/O	I/O is a bidirectional input/output signal.
AI	Input. Analog levels.
PWR	Power
GND	Ground
NC	Not Connected



HYS64T[128/256]020EDL-[25F/2.5/3/3S/3.7]-C  
SO-DIMM DDR2 SDRAM Module


**TABLE 7**  
**Abbreviations for Buffer Type**

Abbreviation	Description
SSTL	Serial Stub Terminated Logic (SSTL_18)
LV-CMOS	Low Voltage CMOS
CMOS	CMOS Levels
OD	Open Drain. The corresponding pin has 2 operational states, active low and tri-state, and allows multiple devices to share as a wire-OR.



HYS64T[128/256]020EDL-[25F/2.5/3/3S/3.7]-C  
SO-DIMM DDR2 SDRAM Module

**FIGURE 1**  
**Pin Configuration SO-DIMM (200 pin)**



MPPT0140



## 3 Electrical Characteristics

### 3.1 Absolute Maximum Ratings

Caution is needed not to exceed absolute maximum ratings of the DRAM device listed in **Table 8** at any time.

**TABLE 8**  
Absolute Maximum Ratings

Symbol	Parameter	Rating		Unit	Note
		Min.	Max.		
$V_{DD}$	Voltage on $V_{DD}$ pin relative to $V_{SS}$	-1.0	+2.3	V	1)
$V_{DDQ}$	Voltage on $V_{DDQ}$ pin relative to $V_{SS}$	-0.5	+2.3	V	1)2)
$V_{DDL}$	Voltage on $V_{DDL}$ pin relative to $V_{SS}$	-0.5	+2.3	V	1)2)
$V_{IN}, V_{OUT}$	Voltage on any pin relative to $V_{SS}$	-0.5	+2.3	V	1)
$T_{STG}$	Storage Temperature	-55	+100	°C	1)2)

1) When  $V_{DD}$  and  $V_{DDQ}$  and  $V_{DDL}$  are less than 500 mV;  $V_{REF}$  may be equal to or less than 300 mV.

2) Storage Temperature is the case surface temperature on the center/top side of the DRAM.

**Attention: Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.**

**TABLE 9**  
DRAM Component Operating Temperature Range

Symbol	Parameter	Rating		Unit	Note
		Min.	Max.		
$T_{CASE}$	Operating Temperature	0	95	°C	1)2)3)4)

1) Operating Temperature is the case surface temperature on the center / top side of the DRAM.

2) The operating temperature range are the temperatures where all DRAM specification will be supported. During operation, the DRAM case temperature must be maintained between 0 - 95 °C under all other specification parameters.

3) Above 85 °C the Auto-Refresh command interval has to be reduced to  $t_{REFI} = 3.9 \mu s$

4) When operating this product in the 85 °C to 95 °C  $T_{CASE}$  temperature range, the High Temperature Self Refresh has to be enabled by setting EMR(2) bit A7 to “1”. When the High Temperature Self Refresh is enabled there is an increase of  $I_{DD6}$  by approximately 50 %



### 3.2 DC Operating Conditions

**TABLE 10**  
Operating Conditions

Parameter	Symbol	Values		Unit	Note
		Min.	Max.		
Operating temperature (ambient)	$T_{OPR}$	0	+65	°C	—
DRAM Case Temperature	$T_{CASE}$	0	+95	°C	1)2)3)4)
Storage Temperature	$T_{STG}$	- 50	+100	°C	—
Barometric Pressure (operating & storage)	$P_{Bar}$	+69	+105	kPa	5)
Operating Humidity (relative)	$H_{OPR}$	10	90	%	—

- 1) DRAM Component Case Temperature is the surface temperature in the center on the top side of any of the DRAMs.
- 2) Within the DRAM Component Case Temperature Range all DRAM specifications will be supported
- 3) Above 85 °C DRAM Case Temperature the Auto-Refresh command interval has to be reduced to  $t_{REFI} = 3.9 \mu s$
- 4) When operating this product in the 85 °C to 95 °C  $T_{CASE}$  temperature range, the High Temperature Self Refresh has to be enabled by setting EMR(2) bit A7 to “1”. When the High Temperature Self Refresh is enabled there is an increase of  $I_{DD6}$  by approximately 50 %.
- 5) Up to 3000 m.

**TABLE 11**  
Supply Voltage Level

Parameter	Symbol	Values			Unit	Note
		Min.	Typ.	Max.		
Device Supply Voltage	$V_{DD}$	1.7	1.8	1.9	V	—
Output Supply Voltage	$V_{DDQ}$	1.7	1.8	1.9	V	1)
Input Reference Voltage	$V_{REF}$	$0.49 \times V_{DDQ}$	$0.5 \times V_{DDQ}$	$0.51 \times V_{DDQ}$	V	2)
SPD Supply Voltage	$V_{DDSPD}$	1.7	—	3.6	V	—
DC Input Logic High	$V_{IH(DC)}$	$V_{REF} + 0.125$	—	$V_{DDQ} + 0.3$	V	—
DC Input Logic Low	$V_{IL(DC)}$	- 0.30	—	$V_{REF} - 0.125$	V	—
In / Output Leakage Current	$I_L$	- 5	—	5	μA	3)

- 1) Under all conditions,  $V_{DDQ}$  must be less than or equal to  $V_{DD}$
- 2) Peak to peak AC noise on  $V_{REF}$  may not exceed  $\pm 2\% V_{REF(DC)}$ .  $V_{REF}$  is also expected to track noise in  $V_{DDQ}$ .
- 3) Input voltage for any connector pin under test of  $0 V \leq V_{IN} \leq V_{DDQ} + 0.3 V$ ; all other pins at 0 V. Current is per pin



### 3.3 AC Characteristics

#### 3.3.1 Speed Grade Definitions

All Speed grades faster than DDR2-400B comply with DDR2-400B timing specifications ( $t_{CK} = 5\text{ns}$  with  $t_{RAS} = 40\text{ns}$ ).  
Speed Grade Definitions for: DDR2-800 (Table 12), DDR2-667 (Table 13) and DDR2-533C (Table 14)

**TABLE 12**

**Speed Grade Definition Speed Bins for DDR2-800**

Speed Grade			DDR2-800D		DDR2-800E		Unit	Note
QAG Sort Name			-2.5F		-2.5			
CAS-RCD-RP latencies			5-5-5		6-6-6		$t_{CK}$	
Parameter		Symbol	Min.	Max.	Min.	Max.	—	
Clock Frequency	@ CL = 3	$t_{CK}$	5	8	5	8	ns	1)2)3)4)
	@ CL = 4	$t_{CK}$	3.75	8	3.75	8	ns	1)2)3)4)
	@ CL = 5	$t_{CK}$	2.5	8	3	8	ns	1)2)3)4)
	@ CL = 6	$t_{CK}$	2.5	8	2.5	8	ns	1)2)3)4)
Row Active Time		$t_{RAS}$	45	70000	45	70000	ns	1)2)3)4)5)
Row Cycle Time		$t_{RC}$	57.5	—	60	—	ns	1)2)3)4)
RAS-CAS-Delay		$t_{RCD}$	12.5	—	15	—	ns	1)2)3)4)
Row Precharge Time		$t_{RP}$	12.5	—	15	—	ns	1)2)3)4)

- 1) Timings are guaranteed with  $\overline{CK}/\overline{CK}$  differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode. Timings are further guaranteed for normal OCD drive strength (EMRS(1) A1 = 0)
- 2) The  $\overline{CK}/\overline{CK}$  input reference level (for timing reference to  $\overline{CK}/\overline{CK}$ ) is the point at which  $\overline{CK}$  and  $\overline{CK}$  cross. The  $\overline{DQS} / \overline{DQS}$ ,  $\overline{RDQS} / \overline{RDQS}$ , input reference level is the crosspoint when in differential strobe mode.
- 3) Inputs are not recognized as valid until  $V_{REF}$  stabilizes. During the period before  $V_{REF}$  stabilizes,  $\overline{CKE} = 0.2 \times V_{DDQ}$  is recognized as low.
- 4) The output timing reference voltage level is  $V_{TT}$ .
- 5)  $t_{RAS,MAX}$  is calculated from the maximum amount of time a DDR2 device can operate without a refresh command which is equal to  $9 \times t_{REFI}$ .



HYS64T[128/256]020EDL-[25F/2.5/3/3S/3.7]-C  
SO-DIMM DDR2 SDRAM Module

**TABLE 13**

**Speed Grade Definition Speed Bins for DDR2-667**

Speed Grade		DDR2-667C		DDR2-667D		Unit	Note	
QAG Sort Name		-3		-3S				
CAS-RCD-RP latencies		4-4-4		5-5-5		$t_{CK}$		
Parameter	Symbol	Min.	Max.	Min.	Max.	—		
Clock Frequency	@ CL = 3	$t_{CK}$	5	8	5	8	ns	1)2)3)4)
	@ CL = 4	$t_{CK}$	3	8	3.75	8	ns	1)2)3)4)
	@ CL = 5	$t_{CK}$	3	8	3	8	ns	1)2)3)4)
Row Active Time	$t_{RAS}$	45	70000	45	70000	ns	1)2)3)4)5)	
Row Cycle Time	$t_{RC}$	57	—	60	—	ns	1)2)3)4)	
RAS-CAS-Delay	$t_{RCD}$	12	—	15	—	ns	1)2)3)4)	
Row Precharge Time	$t_{RP}$	12	—	15	—	ns	1)2)3)4)	

- 1) Timings are guaranteed with CK/ $\overline{CK}$  differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode. Timings are further guaranteed for normal OCD drive strength (EMRS(1) A1 = 0).
- 2) The CK/ $\overline{CK}$  input reference level (for timing reference to CK/ $\overline{CK}$ ) is the point at which CK and  $\overline{CK}$  cross. The DQS /  $\overline{DQS}$ , RDQS /  $\overline{RDQS}$ , input reference level is the crosspoint when in differential strobe mode
- 3) Inputs are not recognized as valid until  $V_{REF}$  stabilizes. During the period before  $V_{REF}$  stabilizes, CKE = 0.2 x  $V_{DDQ}$  is recognized as low.
- 4) The output timing reference voltage level is  $V_{TT}$ .
- 5)  $t_{RAS,MAX}$  is calculated from the maximum amount of time a DDR2 device can operate without a refresh command which is equal to 9 x  $t_{REFI}$ .

**TABLE 14**

**Speed Grade Definition Speed Bins for DDR2-533C**

Speed Grade		DDR2-533C		Unit	Note	
QAG Sort Name		-3.7				
CAS-RCD-RP latencies		4-4-4		$t_{CK}$		
Parameter	Symbol	Min.	Max.	—		
Clock Frequency	@ CL = 3	$t_{CK}$	5	8	ns	1)2)3)4)
	@ CL = 4	$t_{CK}$	3.75	8	ns	1)2)3)4)
	@ CL = 5	$t_{CK}$	3.75	8	ns	1)2)3)4)
Row Active Time	$t_{RAS}$	45	70000	ns	1)2)3)4)5)	
Row Cycle Time	$t_{RC}$	60	—	ns	1)2)3)4)	
RAS-CAS-Delay	$t_{RCD}$	15	—	ns	1)2)3)4)	
Row Precharge Time	$t_{RP}$	15	—	ns	1)2)3)4)	

- 1) Timings are guaranteed with CK/ $\overline{CK}$  differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode. Timings are further guaranteed for normal OCD drive strength (EMRS(1) A1 = 0)
- 2) The CK/ $\overline{CK}$  input reference level (for timing reference to CK/ $\overline{CK}$ ) is the point at which CK and  $\overline{CK}$  cross. The DQS /  $\overline{DQS}$ , RDQS /  $\overline{RDQS}$ , input reference level is the crosspoint when in differential strobe mode.
- 3) Inputs are not recognized as valid until  $V_{REF}$  stabilizes. During the period before  $V_{REF}$  stabilizes, CKE = 0.2 x  $V_{DDQ}$  is recognized as low.
- 4) The output timing reference voltage level is  $V_{TT}$ .
- 5)  $t_{RAS,MAX}$  is calculated from the maximum amount of time a DDR2 device can operate without a refresh command which is equal to 9 x  $t_{REFI}$ .





### 3.3.2 Component AC Timing Parameters

Timing Parameters for: DDR2–800 (Table 15), DDR2–667 (Table 16) and DDR2–533C (Table 17)

**TABLE 15**

**DRAM Component Timing Parameter by Speed Grade - DDR2–800**

Parameter	Symbol	DDR2–800		Unit	Note <sup>1)2)3)4)5)6)7)8)</sup>
		Min.	Max.		
DQ output access time from CK / $\overline{CK}$	$t_{AC}$	–400	+400	ps	9)
CAS to CAS command delay	$t_{CCD}$	2	—	nCK	—
Average clock high pulse width	$t_{CH.AVG}$	0.48	0.52	$t_{CK.AVG}$	10)11)
Average clock period	$t_{CK.AVG}$	2500	8000	ps	10)11)
CKE minimum pulse width ( high and low pulse width)	$t_{CKE}$	3	—	nCK	12)
Average clock low pulse width	$t_{CL.AVG}$	0.48	0.52	$t_{CK.AVG}$	10)11)
Auto-Precharge write recovery + precharge time	$t_{DAL}$	WR + $t_{nRP}$	—	nCK	13)14)
Minimum time clocks remain ON after CKE asynchronously drops LOW	$t_{DELAY}$	$t_{IS} + t_{CK.AVG} + t_{IH}$	—	ns	—
DQ and DM input hold time	$t_{DH.BASE}$	125	—	ps	19)20)15)
DQ and DM input pulse width for each input	$t_{DIPW}$	0.35	—	$t_{CK.AVG}$	—
DQS output access time from CK / $\overline{CK}$	$t_{DQSQ}$	–350	+350	ps	9)
DQS input high pulse width	$t_{DQSH}$	0.35	—	$t_{CK.AVG}$	—
DQS input low pulse width	$t_{DQSL}$	0.35	—	$t_{CK.AVG}$	—
DQS-DQ skew for DQS & associated DQ signals	$t_{DQSQ}$	—	200	ps	16)
DQS latching rising transition to associated clock edges	$t_{DQSS}$	– 0.25	+ 0.25	$t_{CK.AVG}$	17)
DQ and DM input setup time	$t_{DS.BASE}$	50	—	ps	18)19)20)
DQS falling edge hold time from CK	$t_{DSH}$	0.2	—	$t_{CK.AVG}$	17)
DQS falling edge to CK setup time	$t_{DSS}$	0.2	—	$t_{CK.AVG}$	17)
Four Activate Window for 1KB page size products	$t_{FAW}$	35	—	ns	31)
Four Activate Window for 2KB page size products	$t_{FAW}$	45	—	ns	31)
CK half pulse width	$t_{HP}$	Min ( $t_{CH.ABS}$ , $t_{CL.ABS}$ )	—	ps	21)
Data-out high-impedance time from CK / $\overline{CK}$	$t_{HZ}$	—	$t_{AC.MAX}$	ps	9)22)
Address and control input hold time	$t_{IH.BASE}$	250	—	ps	23)25)
Control & address input pulse width for each input	$t_{IPW}$	0.6	—	$t_{CK.AVG}$	—
Address and control input setup time	$t_{IS.BASE}$	175	—	ps	24)25)
DQ low impedance time from CK/ $\overline{CK}$	$t_{LZ.DQ}$	$2 \times t_{AC.MIN}$	$t_{AC.MAX}$	ps	9)22)
DQS/ $\overline{DQS}$ low-impedance time from CK / $\overline{CK}$	$t_{LZ.DQS}$	$t_{AC.MIN}$	$t_{AC.MAX}$	ps	9)22)
MRS command to ODT update delay	$t_{MOD}$	0	12	ns	31)
Mode register set command cycle time	$t_{MRD}$	2	—	nCK	—
OCD drive mode output delay	$t_{OIT}$	0	12	ns	31)
DQ/DQS output hold time from DQS	$t_{QH}$	$t_{HP} - t_{QHS}$	—	ps	26)



HYS64T[128/256]020EDL-[25F/2.5/3/3S/3.7]-C  
SO-DIMM DDR2 SDRAM Module

Parameter	Symbol	DDR2-800		Unit	Note 1)2)3)4)5)6)7)8)
		Min.	Max.		
DQ hold skew factor	$t_{QHS}$	—	300	ps	27)
Read preamble	$t_{RPRE}$	0.9	1.1	$t_{CK,AVG}$	28)29)
Read postamble	$t_{RPST}$	0.4	0.6	$t_{CK,AVG}$	28)30)
Active to active command period for 1KB page size products	$t_{RRD}$	7.5	—	ns	31)
Active to active command period for 2KB page size products	$t_{RRD}$	10	—	ns	31)
Internal Read to Precharge command delay	$t_{RTP}$	7.5	—	ns	31)
Write preamble	$t_{WPRE}$	0.35	—	$t_{CK,AVG}$	—
Write postamble	$t_{WPST}$	0.4	0.6	$t_{CK,AVG}$	—
Write recovery time	$t_{WR}$	15	—	ns	31)
Internal write to read command delay	$t_{WTR}$	7.5	—	ns	31)32)
Exit power down to read command	$t_{XARD}$	2	—	nCK	—
Exit active power-down mode to read command (slow exit, lower power)	$t_{XARDS}$	8 – AL	—	nCK	—
Exit precharge power-down to any valid command (other than NOP or Deselect)	$t_{XP}$	2	—	nCK	—
Exit self-refresh to a non-read command	$t_{XSNR}$	$t_{RFC} + 10$	—	ns	31)
Exit self-refresh to read command	$t_{XSRD}$	200	—	nCK	—
Write command to DQS associated clock edges	WL	RL – 1		nCK	—

- 1) For details and notes see the relevant Qimonda component data sheet
- 2)  $V_{DDQ} = 1.8\text{ V} \pm 0.1\text{ V}$ ;  $V_{DD} = 1.8\text{ V} \pm 0.1\text{ V}$ .
- 3) Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 4) Timings are guaranteed with  $\overline{CK}/\overline{CK}$  differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.
- 5) The  $\overline{CK}/\overline{CK}$  input reference level (for timing reference to  $\overline{CK}/\overline{CK}$ ) is the point at which  $\overline{CK}$  and  $\overline{CK}$  cross. The  $\overline{DQS}/\overline{DQS}$ ,  $\overline{RDQS}/\overline{RDQS}$ , input reference level is the crosspoint when in differential strobe mode.
- 6) Inputs are not recognized as valid until  $V_{REF}$  stabilizes. During the period before  $V_{REF}$  stabilizes,  $\overline{CKE} = 0.2 \times V_{DDQ}$  is recognized as low.
- 7) The output timing reference voltage level is  $V_{TT}$ .
- 8) New units, ' $t_{CK,AVG}$ ' and 'nCK', are introduced in DDR2-667 and DDR2-800. Unit ' $t_{CK,AVG}$ ' represents the actual  $t_{CK,AVG}$  of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges. Note that in DDR2-400 and DDR2-533, ' $t_{CK}$ ' is used for both concepts. Example:  $t_{XP} = 2$  [nCK] means; if Power Down exit is registered at  $T_m$ , an Active command may be registered at  $T_m + 2$ , even if  $(T_m + 2 - T_m)$  is  $2 \times t_{CK,AVG} + t_{ERR,2PER(MIN)}$ .
- 9) When the device is operated with input clock jitter, this parameter needs to be derated by the actual  $t_{ERR(6-10PER)}$  of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2-667 SDRAM has  $t_{ERR(6-10PER),MIN} = -272$  ps and  $t_{ERR(6-10PER),MAX} = +293$  ps, then  $t_{DQSCK,MIN(DERATED)} = t_{DQSCK,MIN} - t_{ERR(6-10PER),MAX} = -400$  ps - 293 ps = -693 ps and  $t_{DQSCK,MAX(DERATED)} = t_{DQSCK,MAX} - t_{ERR(6-10PER),MIN} = 400$  ps + 272 ps = +672 ps. Similarly,  $t_{LZ,DQ}$  for DDR2-667 derates to  $t_{LZ,DQ,MIN(DERATED)} = -900$  ps - 293 ps = -1193 ps and  $t_{LZ,DQ,MAX(DERATED)} = 450$  ps + 272 ps = +722 ps. (Caution on the MIN/MAX usage!)
- 10) Input clock jitter spec parameter. These parameters are referred to as 'input clock jitter spec parameters' and these parameters apply to DDR2-667 and DDR2-800 only. The jitter specified is a random jitter meeting a Gaussian distribution.
- 11) These parameters are specified per their average values, however it is understood that the relationship between the average timing and the absolute instantaneous timing holds all the times (min. and max of SPEC values are to be used for calculations).
- 12)  $t_{CKE,MIN}$  of 3 clocks means  $\overline{CKE}$  must be registered on three consecutive positive clock edges.  $\overline{CKE}$  must remain at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any  $\overline{CKE}$  transition,  $\overline{CKE}$  may not transition from its valid level during the time period of  $t_{IS} + 2 \times t_{CK} + t_{IH}$ .

HYS64T[128/256]020EDL-[25F/2.5/3/3S/3.7]-C  
SO-DIMM DDR2 SDRAM Module

- 13)  $DAL = WR + RU\{t_{RP}(ns) / t_{CK}(ns)\}$ , where RU stands for round up. WR refers to the tWR parameter stored in the MRS. For  $t_{RP}$ , if the result of the division is not already an integer, round up to the next highest integer.  $t_{CK}$  refers to the application clock period. Example: For DDR2-533 at  $t_{CK} = 3.75$  ns with  $t_{WR}$  programmed to 4 clocks.  $t_{DAL} = 4 + (15 \text{ ns} / 3.75 \text{ ns}) \text{ clocks} = 4 + (4) \text{ clocks} = 8 \text{ clocks}$ .
- 14)  $t_{DAL,nCK} = WR [nCK] + t_{nRP,nCK} = WR + RU\{t_{RP} [ps] / t_{CK,AVG}[ps]\}$ , where WR is the value programmed in the EMR.
- 15) Input waveform timing  $t_{DH}$  with differential data strobe enabled MR[bit10] = 0, is referenced from the differential data strobe crosspoint to the input signal crossing at the  $V_{IH,DC}$  level for a falling signal and from the differential data strobe crosspoint to the input signal crossing at the  $V_{IL,DC}$  level for a rising signal applied to the device under test. DQS, DQS signals must be monotonic between  $V_{IL,DC,MAX}$  and  $V_{IH,DC,MIN}$ . See **Figure 3**.
- 16)  $t_{DQSQ}$ : Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output slew rate mismatch between DQS /  $\overline{DQS}$  and associated DQ in any given cycle.
- 17) These parameters are measured from a data strobe signal ((L/U/R)DQS /  $\overline{DQS}$ ) crossing to its respective clock signal (CK /  $\overline{CK}$ ) crossing. The spec values are not affected by the amount of clock jitter applied (i.e.  $t_{JIT,PER}$ ,  $t_{JIT,CC}$ , etc.), as these are relative to the clock signal crossing. That is, these parameters should be met whether clock jitter is present or not.
- 18) Input waveform timing  $t_{DS}$  with differential data strobe enabled MR[bit10] = 0, is referenced from the input signal crossing at the  $V_{IH,AC}$  level to the differential data strobe crosspoint for a rising signal, and from the input signal crossing at the  $V_{IL,AC}$  level to the differential data strobe crosspoint for a falling signal applied to the device under test. DQS, DQS signals must be monotonic between  $V_{I(DC)MAX}$  and  $V_{I(DC)MIN}$ . See **Figure 3**.
- 19) If  $t_{DS}$  or  $t_{DH}$  is violated, data corruption may occur and the data must be re-written with valid data before a valid READ can be executed.
- 20) These parameters are measured from a data signal ((L/U)DM, (L/U)DQ0, (L/U)DQ1, etc.) transition edge to its respective data strobe signal ((L/U/R)DQS /  $\overline{DQS}$ ) crossing.
- 21)  $t_{HP}$  is the minimum of the absolute half period of the actual input clock.  $t_{HP}$  is an input parameter but not an input specification parameter. It is used in conjunction with  $t_{QHS}$  to derive the DRAM output timing  $t_{QH}$ . The value to be used for  $t_{QH}$  calculation is determined by the following equation;  $t_{HP} = \text{MIN}(t_{CH,ABS}, t_{CL,ABS})$ , where,  $t_{CH,ABS}$  is the minimum of the actual instantaneous clock high time;  $t_{CL,ABS}$  is the minimum of the actual instantaneous clock low time.
- 22)  $t_{HZ}$  and  $t_{LZ}$  transitions occur in the same access time as valid data transitions. These parameters are referenced to a specific voltage level which specifies when the device output is no longer driving ( $t_{HZ}$ ), or begins driving ( $t_{LZ}$ ).
- 23) Input waveform timing is referenced from the input signal crossing at the  $V_{IL,DC}$  level for a rising signal and  $V_{IH,DC}$  for a falling signal applied to the device under test. See **Figure 4**.
- 24) Input waveform timing is referenced from the input signal crossing at the  $V_{IH,AC}$  level for a rising signal and  $V_{IL,AC}$  for a falling signal applied to the device under test. See **Figure 4**.
- 25) These parameters are measured from a command/address signal (CKE, CS, RAS, CAS, WE, ODT, BA0, A0, A1, etc.) transition edge to its respective clock signal (CK /  $\overline{CK}$ ) crossing. The spec values are not affected by the amount of clock jitter applied (i.e.  $t_{JIT,PER}$ ,  $t_{JIT,CC}$ , etc.), as the setup and hold are relative to the clock signal crossing that latches the command/address. That is, these parameters should be met whether clock jitter is present or not.
- 26)  $t_{QH} = t_{HP} - t_{QHS}$ , where:  $t_{HP}$  is the minimum of the absolute half period of the actual input clock; and  $t_{QHS}$  is the specification value under the max column. {The less half-pulse width distortion present, the larger the  $t_{QH}$  value is; and the larger the valid data eye will be.} Examples: 1) If the system provides  $t_{HP}$  of 1315 ps into a DDR2-667 SDRAM, the DRAM provides  $t_{QH}$  of 975 ps minimum. 2) If the system provides  $t_{HP}$  of 1420 ps into a DDR2-667 SDRAM, the DRAM provides  $t_{QH}$  of 1080 ps minimum.
- 27)  $t_{QHS}$  accounts for: 1) The pulse duration distortion of on-chip clock circuits, which represents how well the actual  $t_{HP}$  at the input is transferred to the output; and 2) The worst case push-out of DQS on one transition followed by the worst case pull-in of DQ on the next transition, both of which are independent of each other, due to data pin skew, output pattern effects, and pchannel to n-channel variation of the output drivers.
- 28)  $t_{RPST}$  end point and  $t_{RPRE}$  begin point are not referenced to a specific voltage level but specify when the device output is no longer driving ( $t_{RPST}$ ), or begins driving ( $t_{RPRE}$ ). **Figure 2** shows a method to calculate these points when the device is no longer driving ( $t_{RPST}$ ), or begins driving ( $t_{RPRE}$ ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.
- 29) When the device is operated with input clock jitter, this parameter needs to be derated by the actual  $t_{JIT,PER}$  of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2-667 SDRAM has  $t_{JIT,PER,MIN} = -72$  ps and  $t_{JIT,PER,MAX} = +93$  ps, then  $t_{RPRE,MIN(DERATED)} = t_{RPRE,MIN} + t_{JIT,PER,MIN} = 0.9 \times t_{CK,AVG} - 72 \text{ ps} = +2178 \text{ ps}$  and  $t_{RPRE,MAX(DERATED)} = t_{RPRE,MAX} + t_{JIT,PER,MAX} = 1.1 \times t_{CK,AVG} + 93 \text{ ps} = +2843 \text{ ps}$ . (Caution on the MIN/MAX usage!).
- 30) When the device is operated with input clock jitter, this parameter needs to be derated by the actual  $t_{JIT,DUTY}$  of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2-667 SDRAM has  $t_{JIT,DUTY,MIN} = -72$  ps and  $t_{JIT,DUTY,MAX} = +93$  ps, then  $t_{RPST,MIN(DERATED)} = t_{RPST,MIN} + t_{JIT,DUTY,MIN} = 0.4 \times t_{CK,AVG} - 72 \text{ ps} = +928 \text{ ps}$  and  $t_{RPST,MAX(DERATED)} = t_{RPST,MAX} + t_{JIT,DUTY,MAX} = 0.6 \times t_{CK,AVG} + 93 \text{ ps} = +1592 \text{ ps}$ . (Caution on the MIN/MAX usage!).
- 31) For these parameters, the DDR2 SDRAM device is characterized and verified to support  $t_{nPARAM} = RU\{t_{PARAM} / t_{CK,AVG}\}$ , which is in clock cycles, assuming all input clock jitter specifications are satisfied. For example, the device will support  $t_{nRP} = RU\{t_{RP} / t_{CK,AVG}\}$ , which is in clock cycles, if all input clock jitter specifications are met. This means: For DDR2-667 5-5-5, of which  $t_{RP} = 15$  ns, the device will support  $t_{nRP} = RU\{t_{RP} / t_{CK,AVG}\} = 5$ , i.e. as long as the input clock jitter specifications are met, Precharge command at Tm and Active command at Tm + 5 is valid even if (Tm + 5 - Tm) is less than 15 ns due to input clock jitter.
- 32)  $t_{WTR}$  is at least two clocks ( $2 \times t_{CK}$ ) independent of operation frequency.



**TABLE 16**  
**DRAM Component Timing Parameter by Speed Grade - DDR2-667**

Parameter	Symbol	DDR2-667		Unit	Note <sup>1)2)3)4)5)6)7)8)</sup>
		Min.	Max.		
DQ output access time from CK / $\overline{\text{CK}}$	$t_{AC}$	-450	+450	ps	9)
CAS to CAS command delay	$t_{CCD}$	2	—	nCK	—
Average clock high pulse width	$t_{CH.AVG}$	0.48	0.52	$t_{CK.AVG}$	10)11)
Average clock period	$t_{CK.AVG}$	3000	8000	ps	
CKE minimum pulse width ( high and low pulse width)	$t_{CKE}$	3	—	nCK	12)
Average clock low pulse width	$t_{CL.AVG}$	0.48	0.52	$t_{CK.AVG}$	10)11)
Auto-Precharge write recovery + precharge time	$t_{DAL}$	WR + $t_{nRP}$	—	nCK	13)14)
Minimum time clocks remain ON after CKE asynchronously drops LOW	$t_{DELAY}$	$t_{IS} + t_{CK.AVG} + t_{IH}$	—	ns	
DQ and DM input hold time	$t_{DH.BASE}$	175	—	ps	19)20)15)
DQ and DM input pulse width for each input	$t_{DIPW}$	0.35	—	$t_{CK.AVG}$	—
DQS output access time from CK / $\overline{\text{CK}}$	$t_{DQSK}$	-400	+400	ps	9)
DQS input high pulse width	$t_{DQSH}$	0.35	—	$t_{CK.AVG}$	—
DQS input low pulse width	$t_{DQSL}$	0.35	—	$t_{CK.AVG}$	—
DQS-DQ skew for DQS & associated DQ signals	$t_{DQSQ}$	—	240	ps	16)
DQS latching rising transition to associated clock edges	$t_{DQSS}$	- 0.25	+ 0.25	$t_{CK.AVG}$	17)
DQ and DM input setup time	$t_{DS.BASE}$	100	—	ps	18)19)20)
DQS falling edge hold time from CK	$t_{DSH}$	0.2	—	$t_{CK.AVG}$	17)
DQS falling edge to CK setup time	$t_{DSS}$	0.2	—	$t_{CK.AVG}$	17)
Four Activate Window for 1KB page size products	$t_{FAW}$	37.5	—	ns	31)
Four Activate Window for 2KB page size products	$t_{FAW}$	50	—	ns	31)
CK half pulse width	$t_{HP}$	Min ( $t_{CH.ABS}$ , $t_{CL.ABS}$ )	—	ps	21)
Data-out high-impedance time from CK / $\overline{\text{CK}}$	$t_{HZ}$	—	$t_{AC.MAX}$	ps	9)22)
Address and control input hold time	$t_{IH.BASE}$	275	—	ps	25)23)
Control & address input pulse width for each input	$t_{IPW}$	0.6	—	$t_{CK.AVG}$	—
Address and control input setup time	$t_{IS.BASE}$	200	—	ps	24)25)
DQ low impedance time from CK/ $\overline{\text{CK}}$	$t_{LZ.DQ}$	2 x $t_{AC.MIN}$	$t_{AC.MAX}$	ps	9)22)
DQS/ $\overline{\text{DQS}}$ low-impedance time from CK / $\overline{\text{CK}}$	$t_{LZ.DQS}$	$t_{AC.MIN}$	$t_{AC.MAX}$	ps	9)22)
MRS command to ODT update delay	$t_{MOD}$	0	12	ns	31)
Mode register set command cycle time	$t_{MRD}$	2	—	nCK	—
OCD drive mode output delay	$t_{OIT}$	0	12	ns	31)
DQ/DQS output hold time from DQS	$t_{QH}$	$t_{HP} - t_{QHS}$	—	ps	26)
DQ hold skew factor	$t_{QHS}$	—	340	ps	27)
Read preamble	$t_{RPRE}$	0.9	1.1	$t_{CK.AVG}$	28)29)
Read postamble	$t_{RPST}$	0.4	0.6	$t_{CK.AVG}$	28)30)



HYS64T[128/256]020EDL-[25F/2.5/3/3S/3.7]-C  
SO-DIMM DDR2 SDRAM Module

Parameter	Symbol	DDR2-667		Unit	Note 1)2)3)4)5)6)7)8)
		Min.	Max.		
Active to active command period for 1KB page size products	$t_{RRD}$	7.5	—	ns	31)
Active to active command period for 2KB page size products	$t_{RRD}$	10	—	ns	31)
Internal Read to Precharge command delay	$t_{RTP}$	7.5	—	ns	31)
Write preamble	$t_{WPRE}$	0.35	—	$t_{CK,AVG}$	—
Write postamble	$t_{WPST}$	0.4	0.6	$t_{CK,AVG}$	—
Write recovery time	$t_{WR}$	15	—	ns	31)
Internal write to read command delay	$t_{WTR}$	7.5	—	ns	31)32)
Exit power down to read command	$t_{XARD}$	2	—	nCK	—
Exit active power-down mode to read command (slow exit, lower power)	$t_{XARDS}$	7 – AL	—	nCK	—
Exit precharge power-down to any valid command (other than NOP or Deselect)	$t_{XP}$	2	—	nCK	—
Exit self-refresh to a non-read command	$t_{XSNR}$	$t_{RFC} + 10$	—	ns	31)
Exit self-refresh to read command	$t_{XSRD}$	200	—	nCK	—
Write command to DQS associated clock edges	WL	RL-1		nCK	—

- For details and notes see the relevant Qimonda component data sheet
- $V_{DDQ} = 1.8 V \pm 0.1V$ ;  $V_{DD} = 1.8 V \pm 0.1 V$ .
- Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.
- The CK / CK input reference level (for timing reference to CK / CK) is the point at which CK and CK cross. The DQS / DQS, RDQS / RDQS, input reference level is the crosspoint when in differential strobe mode.
- Inputs are not recognized as valid until  $V_{REF}$  stabilizes. During the period before  $V_{REF}$  stabilizes,  $CKE = 0.2 \times V_{DDQ}$  is recognized as low.
- The output timing reference voltage level is  $V_{TT}$ .
- New units, ' $t_{CK,AVG}$ ' and 'nCK', are introduced in DDR2-667 and DDR2-800. Unit ' $t_{CK,AVG}$ ' represents the actual  $t_{CK,AVG}$  of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges. Note that in DDR2-400 and DDR2-533, ' $t_{CK}$ ' is used for both concepts. Example:  $t_{XP} = 2$  [nCK] means; if Power Down exit is registered at  $T_m$ , an Active command may be registered at  $T_m + 2$ , even if  $(T_m + 2 - T_m)$  is  $2 \times t_{CK,AVG} + t_{ERR,2PER(MIN)}$ .
- When the device is operated with input clock jitter, this parameter needs to be derated by the actual  $t_{ERR(6-10per)}$  of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2-667 SDRAM has  $t_{ERR(6-10PER),MIN} = -272$  ps and  $t_{ERR(6-10PER),MAX} = +293$  ps, then  $t_{DQSCK,MIN(DERATED)} = t_{DQSCK,MIN} - t_{ERR(6-10PER),MAX} = -400$  ps - 293 ps = -693 ps and  $t_{DQSCK,MAX(DERATED)} = t_{DQSCK,MAX} - t_{ERR(6-10PER),MIN} = 400$  ps + 272 ps = +672 ps. Similarly,  $t_{LZ,DQ}$  for DDR2-667 derates to  $t_{LZ,DQ,MIN(DERATED)} = -900$  ps - 293 ps = -1193 ps and  $t_{LZ,DQ,MAX(DERATED)} = 450$  ps + 272 ps = +722 ps. (Caution on the MIN/MAX usage!)
- Input clock jitter spec parameter. These parameters are referred to as 'input clock jitter spec parameters' and these parameters apply to DDR2-667 and DDR2-800 only. The jitter specified is a random jitter meeting a Gaussian distribution.
- These parameters are specified per their average values, however it is understood that the relationship between the average timing and the absolute instantaneous timing holds all the times (min. and max of SPEC values are to be used for calculations).
- $t_{CKE,MIN}$  of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of  $t_{IS} + 2 \times t_{CK} + t_{IH}$ .
- $DAL = WR + RU\{t_{RP}(ns) / t_{CK}(ns)\}$ , where RU stands for round up. WR refers to the  $t_{WR}$  parameter stored in the MRS. For  $t_{RP}$ , if the result of the division is not already an integer, round up to the next highest integer.  $t_{CK}$  refers to the application clock period. Example: For DDR2-533 at  $t_{CK} = 3.75$  ns with  $t_{WR}$  programmed to 4 clocks.  $t_{DAL} = 4 + (15 \text{ ns} / 3.75 \text{ ns}) \text{ clocks} = 4 + (4) \text{ clocks} = 8 \text{ clocks}$ .
- $t_{DAL,nCK} = WR$  [nCK] +  $t_{nRP,nCK} = WR + RU\{t_{RP} [ps] / t_{CK,AVG}[ps]\}$ , where WR is the value programmed in the EMR.


HYS64T[128/256]020EDL-[25F/2.5/3/3S/3.7]-C  
SO-DIMM DDR2 SDRAM Module

- 15) Input waveform timing  $t_{DH}$  with differential data strobe enabled MR[bit10] = 0, is referenced from the differential data strobe crosspoint to the input signal crossing at the  $V_{IH,DC}$  level for a falling signal and from the differential data strobe crosspoint to the input signal crossing at the  $V_{IL,DC}$  level for a rising signal applied to the device under test. DQS, DQS signals must be monotonic between  $V_{IL,DC,MAX}$  and  $V_{IH,DC,MIN}$ . See **Figure 3**.
- 16)  $t_{DQSQ}$ : Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output slew rate mismatch between DQS /  $\overline{DQS}$  and associated DQ in any given cycle.
- 17) These parameters are measured from a data strobe signal ((L/U/R)DQS /  $\overline{DQS}$ ) crossing to its respective clock signal (CK /  $\overline{CK}$ ) crossing. The spec values are not affected by the amount of clock jitter applied (i.e.  $t_{JIT,PER}$ ,  $t_{JIT,CC}$ , etc.), as these are relative to the clock signal crossing. That is, these parameters should be met whether clock jitter is present or not.
- 18) Input waveform timing  $t_{DS}$  with differential data strobe enabled MR[bit10] = 0, is referenced from the input signal crossing at the  $V_{IH,AC}$  level to the differential data strobe crosspoint for a rising signal, and from the input signal crossing at the  $V_{IL,AC}$  level to the differential data strobe crosspoint for a falling signal applied to the device under test. DQS, DQS signals must be monotonic between  $V_{I(DC),MAX}$  and  $V_{I(DC),MIN}$ . See **Figure 3**.
- 19) If  $t_{DS}$  or  $t_{DH}$  is violated, data corruption may occur and the data must be re-written with valid data before a valid READ can be executed.
- 20) These parameters are measured from a data signal ((L/U)DM, (L/U)DQ0, (L/U)DQ1, etc.) transition edge to its respective data strobe signal ((L/U/R)DQS /  $\overline{DQS}$ ) crossing.
- 21)  $t_{HP}$  is the minimum of the absolute half period of the actual input clock.  $t_{HP}$  is an input parameter but not an input specification parameter. It is used in conjunction with  $t_{QHS}$  to derive the DRAM output timing  $t_{QH}$ . The value to be used for  $t_{QH}$  calculation is determined by the following equation;  $t_{HP} = \text{MIN}(t_{CH,ABS}, t_{CL,ABS})$ , where,  $t_{CH,ABS}$  is the minimum of the actual instantaneous clock high time;  $t_{CL,ABS}$  is the minimum of the actual instantaneous clock low time.
- 22)  $t_{HZ}$  and  $t_{LZ}$  transitions occur in the same access time as valid data transitions. These parameters are referenced to a specific voltage level which specifies when the device output is no longer driving ( $t_{HZ}$ ), or begins driving ( $t_{LZ}$ ).
- 23) Input waveform timing is referenced from the input signal crossing at the  $V_{IL,DC}$  level for a rising signal and  $V_{IH,DC}$  for a falling signal applied to the device under test. See **Figure 4**.
- 24) Input waveform timing is referenced from the input signal crossing at the  $V_{IH,AC}$  level for a rising signal and  $V_{IL,AC}$  for a falling signal applied to the device under test. See **Figure 4**.
- 25) These parameters are measured from a command/address signal (CKE, CS, RAS, CAS, WE, ODT, BA0, A0, A1, etc.) transition edge to its respective clock signal (CK /  $\overline{CK}$ ) crossing. The spec values are not affected by the amount of clock jitter applied (i.e.  $t_{JIT,PER}$ ,  $t_{JIT,CC}$ , etc.), as the setup and hold are relative to the clock signal crossing that latches the command/address. That is, these parameters should be met whether clock jitter is present or not.
- 26)  $t_{QH} = t_{HP} - t_{QHS}$ , where:  $t_{HP}$  is the minimum of the absolute half period of the actual input clock; and  $t_{QHS}$  is the specification value under the max column. {The less half-pulse width distortion present, the larger the  $t_{QH}$  value is; and the larger the valid data eye will be.} Examples: 1) If the system provides  $t_{HP}$  of 1315 ps into a DDR2–667 SDRAM, the DRAM provides  $t_{QH}$  of 975 ps minimum. 2) If the system provides  $t_{HP}$  of 1420 ps into a DDR2–667 SDRAM, the DRAM provides  $t_{QH}$  of 1080 ps minimum.
- 27)  $t_{QHS}$  accounts for: 1) The pulse duration distortion of on-chip clock circuits, which represents how well the actual  $t_{HP}$  at the input is transferred to the output; and 2) The worst case push-out of DQS on one transition followed by the worst case pull-in of DQ on the next transition, both of which are independent of each other, due to data pin skew, output pattern effects, and pchannel to n-channel variation of the output drivers.
- 28)  $t_{RPST}$  end point and  $t_{RPRE}$  begin point are not referenced to a specific voltage level but specify when the device output is no longer driving ( $t_{RPST}$ ), or begins driving ( $t_{RPRE}$ ). **Figure 2** shows a method to calculate these points when the device is no longer driving ( $t_{RPST}$ ), or begins driving ( $t_{RPRE}$ ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.
- 29) When the device is operated with input clock jitter, this parameter needs to be derated by the actual  $t_{JIT,PER}$  of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has  $t_{JIT,PER,MIN} = -72$  ps and  $t_{JIT,PER,MAX} = +93$  ps, then  $t_{RPRE,MIN(DERATED)} = t_{RPRE,MIN} + t_{JIT,PER,MIN} = 0.9 \times t_{CK,AVG} - 72$  ps = + 2178 ps and  $t_{RPRE,MAX(DERATED)} = t_{RPRE,MAX} + t_{JIT,PER,MAX} = 1.1 \times t_{CK,AVG} + 93$  ps = + 2843 ps. (Caution on the MIN/MAX usage!).
- 30) When the device is operated with input clock jitter, this parameter needs to be derated by the actual  $t_{JIT,DUTY}$  of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has  $t_{JIT,DUTY,MIN} = -72$  ps and  $t_{JIT,DUTY,MAX} = +93$  ps, then  $t_{RPST,MIN(DERATED)} = t_{RPST,MIN} + t_{JIT,DUTY,MIN} = 0.4 \times t_{CK,AVG} - 72$  ps = + 928 ps and  $t_{RPST,MAX(DERATED)} = t_{RPST,MAX} + t_{JIT,DUTY,MAX} = 0.6 \times t_{CK,AVG} + 93$  ps = + 1592 ps. (Caution on the MIN/MAX usage!).
- 31) For these parameters, the DDR2 SDRAM device is characterized and verified to support  $t_{nPARAM} = \text{RU}\{t_{PARAM} / t_{CK,AVG}\}$ , which is in clock cycles, assuming all input clock jitter specifications are satisfied. For example, the device will support  $t_{nRP} = \text{RU}\{t_{RP} / t_{CK,AVG}\}$ , which is in clock cycles, if all input clock jitter specifications are met. This means: For DDR2–667 5–5–5, of which  $t_{RP} = 15$  ns, the device will support  $t_{nRP} = \text{RU}\{t_{RP} / t_{CK,AVG}\} = 5$ , i.e. as long as the input clock jitter specifications are met, Precharge command at Tm and Active command at Tm + 5 is valid even if (Tm + 5 - Tm) is less than 15 ns due to input clock jitter.
- 32)  $t_{WTR}$  is at least two clocks ( $2 \times t_{CK}$ ) independent of operation frequency.




**FIGURE 2**

**Method for calculating transitions and endpoint**




**FIGURE 3**

**Differential input waveform timing -  $t_{DS}$  and  $t_{DH}$**



**FIGURE 4**

**Differential input waveform timing -  $t_{IS}$  and  $t_{IH}$**





**TABLE 17**  
**DRAM Component Timing Parameter by Speed Grade - DDR2-533**

Parameter	Symbol	DDR2-533		Unit	Note <sup>1)2)3)4)5)6)7)</sup>
		Min.	Max.		
DQ output access time from CK / $\overline{\text{CK}}$	$t_{AC}$	-500	+500	ps	—
CAS A to $\overline{\text{CAS}}$ B command period	$t_{CCD}$	2	—	$t_{CK}$	—
CK, $\overline{\text{CK}}$ high-level width	$t_{CH}$	0.45	0.55	$t_{CK}$	—
CKE minimum high and low pulse width	$t_{CKE}$	3	—	$t_{CK}$	—
CK, $\overline{\text{CK}}$ low-level width	$t_{CL}$	0.45	0.55	$t_{CK}$	—
Auto-Precharge write recovery + precharge time	$t_{DAL}$	WR + $t_{RP}$	—	$t_{CK}$	8)18)
Minimum time clocks remain ON after CKE asynchronously drops LOW	$t_{DELAY}$	$t_{IS} + t_{CK} + t_{IH}$	—	ns	9)
DQ and DM input hold time (differential data strobe)	$t_{DH}(\text{base})$	225	—	ps	10)
DQ and DM input hold time (single ended data strobe)	$t_{DH1}(\text{base})$	-25	—	ps	11)
DQ and DM input pulse width (each input)	$t_{DIPW}$	0.35	—	$t_{CK}$	—
DQS output access time from CK / $\overline{\text{CK}}$	$t_{DQSCK}$	-450	+450	ps	—
DQS input low (high) pulse width (write cycle)	$t_{DQSL,H}$	0.35	—	$t_{CK}$	—
DQS-DQ skew (for DQS & associated DQ signals)	$t_{DQSQ}$	—	300	ps	11)
Write command to 1st DQS latching transition	$t_{DQSS}$	- 0.25	+ 0.25	$t_{CK}$	—
DQ and DM input setup time (differential data strobe)	$t_{DS}(\text{base})$	100	—	ps	11)
DQ and DM input setup time (single ended data strobe)	$t_{DS1}(\text{base})$	-25	—	ps	11)
DQS falling edge hold time from CK (write cycle)	$t_{DSH}$	0.2	—	$t_{CK}$	—
DQS falling edge to CK setup time (write cycle)	$t_{DSS}$	0.2	—	$t_{CK}$	—
Four Activate Window period	$t_{FAW}$	37.5	—	ns	—
Four Activate Window period	$t_{FAW}$	50	—	ns	13)
Clock half period	$t_{HP}$	MIN. ( $t_{CL}, t_{CH}$ )		—	12)
Data-out high-impedance time from CK / $\overline{\text{CK}}$	$t_{HZ}$	—	$t_{AC,MAX}$	ps	13)
Address and control input hold time	$t_{IH}(\text{base})$	375	—	ps	11)
Address and control input pulse width (each input)	$t_{IPW}$	0.6	—	$t_{CK}$	—
Address and control input setup time	$t_{IS}(\text{base})$	250	—	ps	11)
DQ low-impedance time from CK / $\overline{\text{CK}}$	$t_{LZ(DQ)}$	$2 \times t_{AC,MIN}$	$t_{AC,MAX}$	ps	14)
DQS low-impedance from CK / $\overline{\text{CK}}$	$t_{LZ(DQS)}$	$t_{AC,MIN}$	$t_{AC,MAX}$	ps	14)
Mode register set command cycle time	$t_{MRD}$	2	—	$t_{CK}$	—
OCD drive mode output delay	$t_{OIT}$	0	12	ns	—
Data output hold time from DQS	$t_{QH}$	$t_{HP} - t_{QHS}$	—	—	—





HYS64T[128/256]020EDL-[25F/2.5/3/3S/3.7]-C  
SO-DIMM DDR2 SDRAM Module

Parameter	Symbol	DDR2-533		Unit	Note <sup>1)2)3)4)5)6)7)</sup>
		Min.	Max.		
Data hold skew factor	$t_{QHS}$	—	400	ps	—
Average periodic refresh Interval	$t_{REFI}$	—	7.8	$\mu$ s	14)15)
Average periodic refresh Interval	$t_{REFI}$	—	3.9	$\mu$ s	16)18)
Auto-Refresh to Active/Auto-Refresh command period	$t_{RFC}$		—	ns	17)
Precharge-All (4 banks) command period	$t_{RP}$	$t_{RP} + 1t_{CK}$	—	ns	—
Precharge-All (8 banks) command period	$t_{RP}$	$15 + 1t_{CK}$	—	ns	—
Read preamble	$t_{RPRE}$	0.9	1.1	$t_{CK}$	14)
Read postamble	$t_{RPST}$	0.40	0.60	$t_{CK}$	14)
Active bank A to Active bank B command period	$t_{RRD}$	7.5	—	ns	14)18)
Active bank A to Active bank B command period	$t_{RRD}$	10	—	ns	16)22)
Internal Read to Precharge command delay	$t_{RTP}$	7.5	—	ns	—
Write preamble	$t_{WPRE}$	0.25	—	$t_{CK}$	—
Write postamble	$t_{WPST}$	0.40	0.60	$t_{CK}$	19)
Write recovery time for write without Auto-Precharge	$t_{WR}$	15	—	ns	—
Internal Write to Read command delay	$t_{WTR}$	7.5	—	ns	20)
Exit power down to any valid command (other than NOP or Deselect)	$t_{XARD}$	2	—	$t_{CK}$	21)
Exit active power-down mode to Read command (slow exit, lower power)	$t_{XARDS}$	6 – AL	—	$t_{CK}$	21)
Exit precharge power-down to any valid command (other than NOP or Deselect)	$t_{XP}$	2	—	$t_{CK}$	—
Exit Self-Refresh to non-Read command	$t_{XSNR}$	$t_{RFC} + 10$	—	ns	—
Exit Self-Refresh to Read command	$t_{XSRD}$	200	—	$t_{CK}$	—
Write recovery time for write with Auto-Precharge	WR	$t_{WR}/t_{CK}$	—	$t_{CK}$	22)

- 1) For details and notes see the relevant Qimonda component data sheet
- 2)  $V_{DDQ} = 1.8 V \pm 0.1 V$ ;  $V_{DD} = 1.8 V \pm 0.1 V$ .
- 3) Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 4) Timings are guaranteed with CK/ $\overline{CK}$  differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.
- 5) The CK /  $\overline{CK}$  input reference level (for timing reference to CK /  $\overline{CK}$ ) is the point at which CK and  $\overline{CK}$  cross. The DQS /  $\overline{DQS}$ , RDQS /  $\overline{RDQS}$ , input reference level is the crosspoint when in differential strobe mode.
- 6) Inputs are not recognized as valid until  $V_{REF}$  stabilizes. During the period before  $V_{REF}$  stabilizes,  $CKE = 0.2 \times V_{DDQ}$  is recognized as low.
- 7) The output timing reference voltage level is  $V_{TT}$ .
- 8) For each of the terms, if not already an integer, round to the next highest integer.  $t_{CK}$  refers to the application clock period. WR refers to the WR parameter stored in the MR.
- 9) The clock frequency is allowed to change during self-refresh mode or precharge power-down mode.
- 10) For timing definition, refer to the Component data sheet.
- 11) Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output Slew Rate mis-match between DQS /  $\overline{DQS}$  and associated DQ in any given cycle.



HYS64T[128/256]020EDL-[25F/2.5/3/3S/3.7]-C  
SO-DIMM DDR2 SDRAM Module

- 12) MIN ( $t_{CL}$ ,  $t_{CH}$ ) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this value can be greater than the minimum specification limits for  $t_{CL}$  and  $t_{CH}$ ).
- 13) The  $t_{HZ}$ ,  $t_{RPST}$  and  $t_{LZ}$ ,  $t_{RPRE}$  parameters are referenced to a specific voltage level, which specify when the device output is no longer driving ( $t_{HZ}$ ,  $t_{RPST}$ ), or begins driving ( $t_{LZ}$ ,  $t_{RPRE}$ ).  $t_{HZ}$  and  $t_{LZ}$  transitions occur in the same access time windows as valid data transitions. These parameters are verified by design and characterization, but not subject to production test.
- 14) The Auto-Refresh command interval has been reduced to 3.9  $\mu$ s when operating the DDR2 DRAM in a temperature range between 85 °C and 95 °C.
- 15)  $0\text{ }^{\circ}\text{C} \leq T_{CASE} \leq 85\text{ }^{\circ}\text{C}$
- 16)  $85\text{ }^{\circ}\text{C} < T_{CASE} \leq 95\text{ }^{\circ}\text{C}$
- 17) A maximum of eight Auto-Refresh commands can be posted to any given DDR2 SDRAM device.
- 18) The  $t_{RRD}$  timing parameter depends on the page size of the DRAM organization. See **Table 2 “Ordering Information for RoHS Compliant Products” on Page 4.**
- 19) The maximum limit for the  $t_{WPST}$  parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.
- 20) Minimum  $t_{WTR}$  is two clocks when operating the DDR2-SDRAM at frequencies  $\leq 200$  MHz.
- 21) User can choose two different active power-down modes for additional power saving via MRS address bit A12. In “standard active power-down mode” (MR, A12 = “0”) a fast power-down exit timing  $t_{XARD}$  can be used. In “low active power-down mode” (MR, A12 = “1”) a slow power-down exit timing  $t_{XARDS}$  has to be satisfied.
- 22) WR must be programmed to fulfill the minimum requirement for the  $t_{WR}$  timing parameter, where  $WR_{MIN}[\text{cycles}] = t_{WR}(\text{ns})/t_{CK}(\text{ns})$  rounded up to the next integer value.  $t_{DAL} = WR + (t_{RP}/t_{CK})$ . For each of the terms, if not already an integer, round to the next highest integer.  $t_{CK}$  refers to the application clock period. WR refers to the WR parameter stored in the MRS.

### 3.3.3 ODT AC Electrical Characteristics

This chapter describes the ODT AC electrical characteristics.

**TABLE 18**  
**ODT AC Characteristics and Operating Conditions for DDR2-667 & DDR2-800**

Symbol	Parameter / Condition	Values		Unit	Note
		Min.	Max.		
$t_{AOND}$	ODT turn-on delay	2	2	$n_{CK}$	1)
$t_{AON}$	ODT turn-on	$t_{AC.MIN}$	$t_{AC.MAX} + 0.7\text{ ns}$	ns	1)2)
$t_{AONPD}$	ODT turn-on (Power-Down Modes)	$t_{AC.MIN} + 2\text{ ns}$	$2 t_{CK} + t_{AC.MAX} + 1\text{ ns}$	ns	1)
$t_{AOFD}$	ODT turn-off delay	2.5	2.5	$n_{CK}$	1)
$t_{AOF}$	ODT turn-off	$t_{AC.MIN}$	$t_{AC.MAX} + 0.6\text{ ns}$	ns	1)3)
$t_{AOFPD}$	ODT turn-off (Power-Down Modes)	$t_{AC.MIN} + 2\text{ ns}$	$2.5 t_{CK} + t_{AC.MAX} + 1\text{ ns}$	ns	1)
$t_{ANPD}$	ODT to Power Down Mode Entry Latency	3	—	$n_{CK}$	1)
$t_{AXPD}$	ODT Power Down Exit Latency	8	—	$n_{CK}$	1)

- 1) New units, “ $t_{CK.AVG}$ ” and “ $n_{CK}$ ”, are introduced in DDR2-667 and DDR2-800. Unit “ $t_{CK.AVG}$ ” represents the actual  $t_{CK.AVG}$  of the input clock under operation. Unit “ $n_{CK}$ ” represents one clock cycle of the input clock, counting the actual clock edges. Note that in DDR2-400 and DDR2-533, “ $t_{CK}$ ” is used for both concepts. Example:  $t_{XP} = 2 [n_{CK}]$  means; if Power Down exit is registered at  $T_m$ , an Active command may be registered at  $T_m + 2$ , even if  $(T_m + 2 - T_m)$  is  $2 \times t_{CK.AVG} + t_{ERR.2PER(Min)}$ .
- 2) ODT turn on time min is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time max is when the ODT resistance is fully on. Both are measured from  $t_{AOND}$ , which is interpreted differently per speed bin. For DDR2-667/800,  $t_{AOND}$  is 2 clock cycles after the clock edge that registered a first ODT HIGH counting the actual input clock edges.
- 3) ODT turn off time min is when the device starts to turn off ODT resistance. ODT turn off time max is when the bus is in high impedance. Both are measured from  $t_{AOFD}$ , which is interpreted differently per speed bin. For DDR2-667/800, if  $t_{CK(avg)} = 3\text{ ns}$  is assumed,  $t_{AOFD}$  is 1.5 ns (=  $0.5 \times 3\text{ ns}$ ) after the second trailing clock edge counting from the clock edge that registered a first ODT LOW and by counting the actual input clock edges.



**TABLE 19**  
**ODT AC Characteristics and Operating Conditions for DDR2-533**

Symbol	Parameter / Condition	Values		Unit	Note
		Min.	Max.		
$t_{AOND}$	ODT turn-on delay	2	2	$t_{CK}$	—
$t_{AON}$	ODT turn-on	$t_{AC.MIN}$	$t_{AC.MAX} + 1 \text{ ns}$	ns	1)
$t_{AONPD}$	ODT turn-on (Power-Down Modes)	$t_{AC.MIN} + 2 \text{ ns}$	$2 t_{CK} + t_{AC.MAX} + 1 \text{ ns}$	ns	—
$t_{AOFD}$	ODT turn-off delay	2.5	2.5	$t_{CK}$	—
$t_{AOF}$	ODT turn-off	$t_{AC.MIN}$	$t_{AC.MAX} + 0.6 \text{ ns}$	ns	2)
$t_{AOFPD}$	ODT turn-off (Power-Down Modes)	$t_{AC.MIN} + 2 \text{ ns}$	$2.5 t_{CK} + t_{AC.MAX} + 1 \text{ ns}$	ns	—
$t_{ANPD}$	ODT to Power Down Mode Entry Latency	3	—	$t_{CK}$	—
$t_{AXPD}$	ODT Power Down Exit Latency	8	—	$t_{CK}$	—

- 1) ODT turn on time min. is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time max is when the ODT resistance is fully on. Both are measured from  $t_{AOND}$ , which is interpreted differently per speed bin. For DDR2-400/533,  $t_{AOND}$  is 10 ns (= 2 x 5 ns) after the clock edge that registered a first ODT HIGH if  $t_{CK} = 5 \text{ ns}$ .
- 2) ODT turn off time min. is when the device starts to turn off ODT resistance. ODT turn off time max is when the bus is in high impedance. Both are measured from  $t_{AOFD}$ . Both are measured from  $t_{AOFD}$ , which is interpreted differently per speed bin. For DDR2-400/533,  $t_{AOFD}$  is 12.5 ns (= 2.5 x 5 ns) after the clock edge that registered a first ODT HIGH if  $t_{CK} = 5 \text{ ns}$ .



### 3.4 $I_{DD}$ Specifications and Conditions

List of tables defining  $I_{DD}$  Specifications and Conditions.

- **Table 20 “IDD Measurement Conditions” on Page 28**
- **Table 21 “Definitions for IDD” on Page 29**
- **Table 22 “IDD Specification for HYS64T[128/256]020EDL-[25F/2.5/3]-C” on Page 30**
- **Table 23 “IDD Specification for HYS64T[128/256]020EDL-[3S/3.7]-C” on Page 31**

**TABLE 20**  
 **$I_{DD}$  Measurement Conditions**

Parameter	Symbol	Note 1)2)3)4)5)
<b>Operating Current 0</b> One bank Active - Precharge; $t_{CK} = t_{CK.MIN}$ , $t_{RC} = t_{RC.MIN}$ , $t_{RAS} = t_{RAS.MIN}$ , $\overline{CS}$ is HIGH, $\overline{CS}$ is HIGH between valid commands. Address and control inputs are SWITCHING, Databus inputs are SWITCHING.	$I_{DD0}$	
<b>Operating Current 1</b> One bank Active - Read - Precharge; $I_{OUT} = 0$ mA, $BL = 4$ , $t_{CK} = t_{CK.MIN}$ , $t_{RC} = t_{RC.MIN}$ , $t_{RAS} = t_{RAS.MIN}$ , $t_{RCD} = t_{RCD.MIN}$ , $AL = 0$ , $CL = CL_{MIN}$ ; $\overline{CS}$ is HIGH, $\overline{CS}$ is HIGH between valid commands. Address and control inputs are SWITCHING, Databus inputs are SWITCHING.	$I_{DD1}$	6)
<b>Precharge Standby Current</b> All banks idle; $\overline{CS}$ is HIGH; $\overline{CS}$ is HIGH; $t_{CK} = t_{CK.MIN}$ ; Other control and address inputs are SWITCHING, Databus inputs are SWITCHING.	$I_{DD2N}$	
<b>Precharge Power-Down Current</b> Other control and address inputs are STABLE, Data bus inputs are FLOATING.	$I_{DD2P}$	
<b>Precharge Quiet Standby Current</b> All banks idle; $\overline{CS}$ is HIGH; $\overline{CS}$ is HIGH; $t_{CK} = t_{CK.MIN}$ ; Other control and address inputs are STABLE, Data bus inputs are FLOATING.	$I_{DD2Q}$	
<b>Active Standby Current</b> Burst Read: All banks open; Continuous burst reads; $BL = 4$ ; $AL = 0$ , $CL = CL_{MIN}$ ; $t_{CK} = t_{CK.MIN}$ ; $t_{RAS} = t_{RAS.MAX}$ , $t_{RP} = t_{RP.MIN}$ ; $\overline{CS}$ is HIGH, $\overline{CS}$ is HIGH between valid commands. Address inputs are SWITCHING; Data Bus inputs are SWITCHING; $I_{OUT} = 0$ mA.	$I_{DD3N}$	
<b>Active Power-Down Current</b> All banks open; $t_{CK} = t_{CK.MIN}$ , $\overline{CS}$ is LOW; Other control and address inputs are STABLE, Data bus inputs are FLOATING. MRS A12 bit is set to LOW (Fast Power-down Exit);	$I_{DD3P(0)}$	
<b>Active Power-Down Current</b> All banks open; $t_{CK} = t_{CK.MIN}$ , $\overline{CS}$ is LOW; Other control and address inputs are STABLE, Data bus inputs are FLOATING. MRS A12 bit is set to HIGH (Slow Power-down Exit);	$I_{DD3P(1)}$	
<b>Operating Current - Burst Read</b> All banks open; Continuous burst reads; $BL = 4$ ; $AL = 0$ , $CL = CL_{MIN}$ ; $t_{CK} = t_{CK.MIN}$ ; $t_{RAS} = t_{RAS.MAX}$ ; $t_{RP} = t_{RP.MIN}$ ; $\overline{CS}$ is HIGH, $\overline{CS}$ is HIGH between valid commands; Address inputs are SWITCHING; Data bus inputs are SWITCHING; $I_{OUT} = 0$ mA.	$I_{DD4R}$	6)
<b>Operating Current - Burst Write</b> All banks open; Continuous burst writes; $BL = 4$ ; $AL = 0$ , $CL = CL_{MIN}$ ; $t_{CK} = t_{CK.MIN}$ ; $t_{RAS} = t_{RAS.MAX}$ , $t_{RP} = t_{RP.MAX}$ ; $\overline{CS}$ is HIGH, $\overline{CS}$ is HIGH between valid commands. Address inputs are SWITCHING; Data Bus inputs are SWITCHING;	$I_{DD4W}$	
<b>Burst Refresh Current</b> $t_{CK} = t_{CK.MIN}$ , Refresh command every $t_{RFC} = t_{RFC.MIN}$ interval, $\overline{CS}$ is HIGH, $\overline{CS}$ is HIGH between valid commands, Other control and address inputs are SWITCHING, Data bus inputs are SWITCHING.	$I_{DD5B}$	



HYS64T[128/256]020EDL-[25F/2.5/3/3S/3.7]-C  
SO-DIMM DDR2 SDRAM Module

Parameter	Symbol	Note 1)2)3)4)5)
<b>Distributed Refresh Current</b> $t_{CK} = t_{CK,MIN}$ ; Refresh command every $t_{RFC} = t_{REFI}$ interval, $\overline{CKE}$ is LOW and $\overline{CS}$ is HIGH between valid commands, Other control and address inputs are SWITCHING, Data bus inputs are SWITCHING.	$I_{DD5D}$	
<b>Self-Refresh Current</b> $\overline{CKE} \leq 0.2 V$ ; external clock off, CK and $\overline{CK}$ at 0 V; Other control and address inputs are FLOATING, Data bus inputs are FLOATING. $I_{DD6}$ current values are guaranteed up to $T_{CASE}$ of 85 °C max.	$I_{DD6}$	
<b>All Bank Interleave Read Current</b> All banks are being interleaved at minimum $t_{RC}$ without violating $t_{RRD}$ using a burst length of 4. Control and address bus inputs are STABLE during DESELECTS. $I_{out} = 0 mA$ .	$I_{DD7}$	6)

- 1)  $V_{DDQ} = 1.8 V \pm 0.1 V$ ;  $V_{DD} = 1.8 V \pm 0.1 V$
- 2)  $I_{DD}$  specifications are tested after the device is properly initialized and  $I_{DD}$  parameter are specified with ODT disabled.
- 3) Definitions for  $I_{DD}$  see **Table 21**
- 4) For two rank modules: All active current measurements in the same  $I_{DD}$  current mode. The other rank is in  $I_{DD2P}$  Precharge Power-Down Mode
- 5) For details and notes see the relevant Qimonda component data sheet
- 6)  $I_{DD1}$ ,  $I_{DD4R}$  and  $I_{DD7}$  current measurements are defined with the outputs disabled ( $I_{OUT} = 0 mA$ ). To achieve this on module level the output buffers can be disabled using an EMRS(1) (Extended Mode Register Command) by setting A12 bit to HIGH.

**TABLE 21**  
Definitions for  $I_{DD}$

Parameter	Description
LOW	$V_{IN} \leq V_{IL(ac),MAX}$ ; HIGH is defined as $V_{IN} \geq V_{IH(ac),MIN}$
STABLE	Inputs are stable at a HIGH or LOW level
FLOATING	Inputs are $V_{REF} = V_{DDQ} / 2$
SWITCHING	Inputs are changing between HIGH and LOW every other clock (once per 2 cycles) for address and control signals, and inputs changing between HIGH and LOW every other data transfer (once per cycle) for DQ signals not including mask or strobes



HYS64T[128/256]020EDL-[25F/2.5/3S/3.7]-C  
SO-DIMM DDR2 SDRAM Module

**TABLE 22**

**$I_{DD}$  Specification for HYS64T[128/256]020EDL-[25F/2.5/3]-C**

Product Type	HYS64T128020EDL-25F-C	HYS64T256020EDL-25F-C	HYS64T128020EDL-2.5-C	HYS64T256020EDL-2.5-C	HYS64T128020EDL-3-C	HYS64T256020EDL-3-C	Unit	Note <sup>1)</sup>
<b>Organization</b>	<b>1GB</b>	<b>2GB</b>	<b>1GB</b>	<b>2GB</b>	<b>1GB</b>	<b>2GB</b>		
	<b>2 Rank</b>	<b>2 Rank</b>	<b>2 Rank</b>	<b>2 Rank</b>	<b>2 Rank</b>	<b>2 Rank</b>		
	<b>×64</b>	<b>×64</b>	<b>×64</b>	<b>×64</b>	<b>×64</b>	<b>×64</b>		
	<b>-25F</b>	<b>-25F</b>	<b>-2.5</b>	<b>-2.5</b>	<b>-3</b>	<b>-3</b>		
<b>Symbol</b>	<b>Max.</b>	<b>Max.</b>	<b>Max.</b>	<b>Max.</b>	<b>Max.</b>	<b>Max.</b>		
$I_{DD0}$	476	824	472	820	450	768	mA	2)
$I_{DD1}$	500	856	496	850	480	800	mA	2)
$I_{DD2N}$	536	1072	536	1070	500	992	mA	3)
$I_{DD2P}$	80	160	80	160	80	160	mA	3)
$I_{DD2Q}$	496	992	496	990	460	912	mA	3)
$I_{DD3N}$	576	1152	576	1150	520	1040	mA	3)4)
$I_{DD3P}$ ( MRS = 0)	280	560	280	560	260	528	mA	3)
$I_{DD3P}$ ( MRS = 1)	120	240	120	240	120	240	mA	3)5)
$I_{DD4R}$	760	1276	760	1300	680	1168	mA	2)
$I_{DD4W}$	820	1336	820	1340	740	1208	mA	2)
$I_{DD5B}$	824	1648	824	1650	790	1584	mA	2)
$I_{DD5D}$	96	192	96	190	100	192	mA	3)6)
$I_{DD6}$	48	96	48	96	48	96	mA	3)6)
$I_{DD7}$	1112	1776	1112	1780	1012	1640	mA	2)

1) Calculated values from component data. ODT disabled.  $I_{DD1}$ ,  $I_{DD4R}$  and  $I_{DD7}$  are defined with the outputs disabled.

2) The other rank is in  $I_{DD2P}$  Precharge Power-Down Current mode

3) Both ranks are in the same  $I_{DD}$  current mode

4) Slow: MRS(12)=1

5) Fast: MRS(12)=0

6)  $I_{DD5D}$  and  $I_{DD6}$  values are for  $0\text{ °C} \leq T_{Case} \leq 85\text{ °C}$



HYS64T[128/256]020EDL-[25F/2.5/3/3S/3.7]-C  
SO-DIMM DDR2 SDRAM Module

**TABLE 23**

**$I_{DD}$  Specification for HYS64T[128/256]020EDL-[3S/3.7]-C**

Product Type	HYS64T128020EDL-3S-C	HYS64T256020EDL-3S-C	HYS64T128020EDL-3.7-C	HYS64T256020EDL-3.7-C	Unit	Note <sup>1)</sup>
<b>Organization</b>	<b>1GB</b>	<b>2GB</b>	<b>1GB</b>	<b>2GB</b>		
	<b>2 Rank</b>	<b>2 Rank</b>	<b>2 Rank</b>	<b>2 Rank</b>		
	<b>×64</b>	<b>×64</b>	<b>×64</b>	<b>×64</b>		
	<b>-3S</b>	<b>-3S</b>	<b>-3.7</b>	<b>-3.7</b>		
<b>Symbol</b>	<b>Max.</b>	<b>Max.</b>	<b>Max.</b>	<b>Max.</b>		
$I_{DD0}$	448	768	424	720	mA	2)
$I_{DD1}$	476	800	448	740	mA	2)
$I_{DD2N}$	496	992	440	880	mA	3)
$I_{DD2P}$	80	160	80	160	mA	3)
$I_{DD2Q}$	456	912	432	860	mA	3)
$I_{DD3N}$	520	1040	464	930	mA	3)4)
$I_{DD3P}$ ( MRS = 0)	264	528	240	480	mA	3)
$I_{DD3P}$ ( MRS = 1)	120	240	120	240	mA	3)5)
$I_{DD4R}$	684	1168	608	1040	mA	2)
$I_{DD4W}$	740	1208	660	1080	mA	2)
$I_{DD5B}$	792	1584	780	1560	mA	2)
$I_{DD5D}$	96	192	96	190	mA	3)6)
$I_{DD6}$	48	96	48	96	mA	3)6)
$I_{DD7}$	1012	1624	980	1640	mA	2)

- 1) Calculated values from component data. ODT disabled.  $I_{DD1}$ ,  $I_{DD4R}$  and  $I_{DD7}$  are defined with the outputs disabled.
- 2) The other rank is in  $I_{DD2P}$  Precharge Power-Down Current mode
- 3) Both ranks are in the same  $I_{DD}$  current mode
- 4) Slow: MRS(12) = 1
- 5) Fast: MRS(12) = 0
- 6)  $I_{DD5D}$  and  $I_{DD6}$  values are for  $0\text{ °C} \leq T_{\text{Case}} \leq 85\text{ °C}$



# 4 SPD Codes

This chapter lists all hexadecimal byte values stored in the EEPROM of the products described in this data sheet. SPD stands for serial presence detect. All values with XX in the table are module specific bytes which are defined during production.

### List of SPD Code Tables

- Table 24 “SPD codes for PC2–6400” on Page 32
- Table 25 “SPD codes for PC2–5300” on Page 37
- Table 26 “SPD codes for PC2–4200” on Page 42

**TABLE 24**  
SPD codes for PC2–6400

Product Type		HYS64T128020EDL-25F-C	HYS64T256020EDL-25F-C	HYS64T128020EDL-2.5-C	HYS64T256020EDL-2.5-C
Organization		1 GByte ×64 2 Ranks (×16)	2 GByte ×64 2 Ranks (×8)	1 GByte ×64 2 Ranks (×16)	2 GByte ×64 2 Ranks (×8)
Label Code		PC2–6400S–555	PC2–6400S–555	PC2–6400S–666	PC2–6400S–666
JEDEC SPD Revision		Rev. 1.2	Rev. 1.2	Rev. 1.2	Rev. 1.2
Byte#	Description	HEX	HEX	HEX	HEX
0	Programmed SPD Bytes in EEPROM	80	80	80	80
1	Total number of Bytes in EEPROM	08	08	08	08
2	Memory Type (DDR2)	08	08	08	08
3	Number of Row Addresses	0D	0E	0D	0E
4	Number of Column Addresses	0A	0A	0A	0A
5	DIMM Rank and Stacking Information	61	61	61	61
6	Data Width	40	40	40	40
7	Not used	00	00	00	00
8	Interface Voltage Level	05	05	05	05
9	$t_{CK}$ @ $CL_{MAX}$ (Byte 18) [ns]	25	25	25	25
10	$t_{AC}$ SDRAM @ $CL_{MAX}$ (Byte 18) [ns]	40	40	40	40





HYS64T[128/256]020EDL-[25F/2.5/3/3S/3.7]-C  
SO-DIMM DDR2 SDRAM Module

Product Type		HYS64T128020EDL-25F-C	HYS64T256020EDL-25F-C	HYS64T128020EDL-2.5-C	HYS64T256020EDL-2.5-C
Organization		1 GByte	2 GByte	1 GByte	2 GByte
		×64	×64	×64	×64
		2 Ranks (×16)	2 Ranks (×8)	2 Ranks (×16)	2 Ranks (×8)
Label Code		PC2-6400S-555	PC2-6400S-555	PC2-6400S-666	PC2-6400S-666
JEDEC SPD Revision		Rev. 1.2	Rev. 1.2	Rev. 1.2	Rev. 1.2
Byte#	Description	HEX	HEX	HEX	HEX
11	Error Correction Support (non-ECC, ECC)	00	00	00	00
12	Refresh Rate and Type	82	82	82	82
13	Primary SDRAM Width	10	08	10	08
14	Error Checking SDRAM Width	00	00	00	00
15	Not used	00	00	00	00
16	Burst Length Supported	0C	0C	0C	0C
17	Number of Banks on SDRAM Device	08	08	08	08
18	Supported CAS Latencies	70	70	70	70
19	DIMM Mechanical Characteristics	01	01	01	01
20	DIMM Type Information	04	04	04	04
21	DIMM Attributes	00	00	00	00
22	Component Attributes	07	07	07	07
23	$t_{CK} @ CL_{MAX} -1$ (Byte 18) [ns]	25	25	30	30
24	$t_{AC}$ SDRAM @ $CL_{MAX} -1$ [ns]	40	40	45	45
25	$t_{CK} @ CL_{MAX} -2$ (Byte 18) [ns]	3D	3D	3D	3D
26	$t_{AC}$ SDRAM @ $CL_{MAX} -2$ [ns]	50	50	50	50
27	$t_{RP.MIN}$ [ns]	32	32	3C	3C
28	$t_{RRD.MIN}$ [ns]	28	1E	28	1E
29	$t_{RCD.MIN}$ [ns]	32	32	3C	3C
30	$t_{RAS.MIN}$ [ns]	2D	2D	2D	2D
31	Module Density per Rank	80	01	80	01
32	$t_{AS.MIN}$ and $t_{CS.MIN}$ [ns]	17	17	17	17
33	$t_{AH.MIN}$ and $t_{CH.MIN}$ [ns]	25	25	25	25
34	$t_{DS.MIN}$ [ns]	05	05	05	05



HYS64T[128/256]020EDL-[25F/2.5/3/3S/3.7]-C  
SO-DIMM DDR2 SDRAM Module

Product Type		HYS64T128020EDL-25F-C	HYS64T256020EDL-25F-C	HYS64T128020EDL-2.5-C	HYS64T256020EDL-2.5-C
Organization		1 GByte ×64 2 Ranks (×16)	2 GByte ×64 2 Ranks (×8)	1 GByte ×64 2 Ranks (×16)	2 GByte ×64 2 Ranks (×8)
Label Code		PC2-6400S-555	PC2-6400S-555	PC2-6400S-666	PC2-6400S-666
JEDEC SPD Revision		Rev. 1.2	Rev. 1.2	Rev. 1.2	Rev. 1.2
Byte#	Description	HEX	HEX	HEX	HEX
35	$t_{DH.MIN}$ [ns]	12	12	12	12
36	$t_{WR.MIN}$ [ns]	3C	3C	3C	3C
37	$t_{WTR.MIN}$ [ns]	1E	1E	1E	1E
38	$t_{RTP.MIN}$ [ns]	1E	1E	1E	1E
39	Analysis Characteristics	00	00	00	00
40	$t_{RC}$ and $t_{RFC}$ Extension	06	06	06	06
41	$t_{RC.MIN}$ [ns]	39	39	3C	3C
42	$t_{RFC.MIN}$ [ns]	7F	7F	7F	7F
43	$t_{CK.MAX}$ [ns]	80	80	80	80
44	$t_{DQSQ.MAX}$ [ns]	14	14	14	14
45	$t_{QHS.MAX}$ [ns]	1E	1E	1E	1E
46	PLL Relock Time	00	00	00	00
47	$T_{CASE.MAX}$ Delta / $\Delta T_{4R4W}$ Delta	53	51	53	51
48	Psi(T-A) DRAM	58	60	58	60
49	$\Delta T_0$ (DT0)	57	4F	57	4F
50	$\Delta T_{2N}$ (DT2N, UDIMM) or $\Delta T_{2Q}$ (DT2Q, RDIMM)	38	3D	38	3D
51	$\Delta T_{2P}$ (DT2P)	38	3D	38	3D
52	$\Delta T_{3N}$ (DT3N)	28	2C	28	2C
53	$\Delta T_{3P.fast}$ (DT3P fast)	3B	35	3B	35
54	$\Delta T_{3P.slow}$ (DT3P slow)	32	24	32	24
55	$\Delta T_{4R}$ (DT4R) / $\Delta T_{4R4W}$ Sign (DT4R4W)	4C	46	4C	46
56	$\Delta T_{5B}$ (DT5B)	21	24	21	24
57	$\Delta T_7$ (DT7)	2D	27	2D	27
58	Psi(ca) PLL	00	00	00	00



HYS64T[128/256]020EDL-[25F/2.5/3/3S/3.7]-C  
SO-DIMM DDR2 SDRAM Module

Product Type		HYS64T128020EDL-25F-C	HYS64T256020EDL-25F-C	HYS64T128020EDL-2.5-C	HYS64T256020EDL-2.5-C
Organization		1 GByte	2 GByte	1 GByte	2 GByte
		×64	×64	×64	×64
		2 Ranks (×16)	2 Ranks (×8)	2 Ranks (×16)	2 Ranks (×8)
Label Code		PC2-6400S-555	PC2-6400S-555	PC2-6400S-666	PC2-6400S-666
JEDEC SPD Revision		Rev. 1.2	Rev. 1.2	Rev. 1.2	Rev. 1.2
Byte#	Description	HEX	HEX	HEX	HEX
59	Psi(ca) REG	00	00	00	00
60	$\Delta T_{PLL}$ (DTPLL)	00	00	00	00
61	$\Delta T_{REG}$ (DTREG) / Toggle Rate	00	00	00	00
62	SPD Revision	12	12	12	12
63	Checksum of Bytes 0-62	ED	4C	14	73
64	Manufacturer's JEDEC ID Code (1)	7F	7F	7F	7F
65	Manufacturer's JEDEC ID Code (2)	7F	7F	7F	7F
66	Manufacturer's JEDEC ID Code (3)	7F	7F	7F	7F
67	Manufacturer's JEDEC ID Code (4)	7F	7F	7F	7F
68	Manufacturer's JEDEC ID Code (5)	7F	7F	7F	7F
69	Manufacturer's JEDEC ID Code (6)	51	51	51	51
70	Manufacturer's JEDEC ID Code (7)	00	00	00	00
71	Manufacturer's JEDEC ID Code (8)	00	00	00	00
72	Module Manufacturer Location	xx	xx	xx	xx
73	Product Type, Char 1	36	36	36	36
74	Product Type, Char 2	34	34	34	34
75	Product Type, Char 3	54	54	54	54
76	Product Type, Char 4	31	32	31	32
77	Product Type, Char 5	32	35	32	35
78	Product Type, Char 6	38	36	38	36
79	Product Type, Char 7	30	30	30	30
80	Product Type, Char 8	32	32	32	32
81	Product Type, Char 9	30	30	30	30
82	Product Type, Char 10	45	45	45	45



HYS64T[128/256]020EDL-[25F/2.5/3S/3.7]-C  
SO-DIMM DDR2 SDRAM Module

<b>Product Type</b>		<b>HYS64T128020EDL-25F-C</b>	<b>HYS64T256020EDL-25F-C</b>	<b>HYS64T128020EDL-2.5-C</b>	<b>HYS64T256020EDL-2.5-C</b>
<b>Organization</b>		<b>1 GByte</b>	<b>2 GByte</b>	<b>1 GByte</b>	<b>2 GByte</b>
		<b>×64</b>	<b>×64</b>	<b>×64</b>	<b>×64</b>
		<b>2 Ranks (×16)</b>	<b>2 Ranks (×8)</b>	<b>2 Ranks (×16)</b>	<b>2 Ranks (×8)</b>
<b>Label Code</b>		<b>PC2-6400S-555</b>	<b>PC2-6400S-555</b>	<b>PC2-6400S-666</b>	<b>PC2-6400S-666</b>
<b>JEDEC SPD Revision</b>		<b>Rev. 1.2</b>	<b>Rev. 1.2</b>	<b>Rev. 1.2</b>	<b>Rev. 1.2</b>
<b>Byte#</b>	<b>Description</b>	<b>HEX</b>	<b>HEX</b>	<b>HEX</b>	<b>HEX</b>
83	Product Type, Char 11	44	44	44	44
84	Product Type, Char 12	4C	4C	4C	4C
85	Product Type, Char 13	32	32	32	32
86	Product Type, Char 14	35	35	2E	2E
87	Product Type, Char 15	46	46	35	35
88	Product Type, Char 16	43	43	43	43
89	Product Type, Char 17	20	20	20	20
90	Product Type, Char 18	20	20	20	20
91	Module Revision Code	1x	1x	1x	1x
92	Test Program Revision Code	xx	xx	xx	xx
93	Module Manufacturing Date Year	xx	xx	xx	xx
94	Module Manufacturing Date Week	xx	xx	xx	xx
95 - 98	Module Serial Number	xx	xx	xx	xx
99 - 127	Not used	00	00	00	00
128 - 255	Blank for customer use	FF	FF	FF	FF



HYS64T[128/256]020EDL-[25F/2.5/3/3S/3.7]-C  
SO-DIMM DDR2 SDRAM Module

**TABLE 25**  
SPD codes for PC2–5300

Product Type		HYS64T128020EDL–3–C	HYS64T256020EDL–3–C	HYS64T128020EDL–3S–C	HYS64T256020EDL–3S–C
Organization		1 GByte	2 GByte	1 GByte	2 GByte
		×64	×64	×64	×64
		2 Ranks (×16)	2 Ranks (×8)	2 Ranks (×16)	2 Ranks (×8)
Label Code		PC2–5300S–444	PC2–5300S–444	PC2–5300S–555	PC2–5300S–555
JEDEC SPD Revision		Rev. 1.2	Rev. 1.2	Rev. 1.2	Rev. 1.2
Byte#	Description	HEX	HEX	HEX	HEX
0	Programmed SPD Bytes in EEPROM	80	80	80	80
1	Total number of Bytes in EEPROM	08	08	08	08
2	Memory Type (DDR2)	08	08	08	08
3	Number of Row Addresses	0D	0E	0D	0E
4	Number of Column Addresses	0A	0A	0A	0A
5	DIMM Rank and Stacking Information	61	61	61	61
6	Data Width	40	40	40	40
7	Not used	00	00	00	00
8	Interface Voltage Level	05	05	05	05
9	$t_{CK} @ CL_{MAX}$ (Byte 18) [ns]	30	30	30	30
10	$t_{AC}$ SDRAM @ $CL_{MAX}$ (Byte 18) [ns]	45	45	45	45
11	Error Correction Support (non-ECC, ECC)	00	00	00	00
12	Refresh Rate and Type	82	82	82	82
13	Primary SDRAM Width	10	08	10	08
14	Error Checking SDRAM Width	00	00	00	00
15	Not used	00	00	00	00
16	Burst Length Supported	0C	0C	0C	0C
17	Number of Banks on SDRAM Device	08	08	08	08
18	Supported CAS Latencies	38	38	38	38
19	DIMM Mechanical Characteristics	01	01	01	01
20	DIMM Type Information	04	04	04	04
21	DIMM Attributes	00	00	00	00



HYS64T[128/256]020EDL-[25F/2.5/3/3S/3.7]-C  
SO-DIMM DDR2 SDRAM Module

Product Type		HYS64T128020EDL-3-C	HYS64T256020EDL-3-C	HYS64T128020EDL-3S-C	HYS64T256020EDL-3S-C
Organization		1 GByte	2 GByte	1 GByte	2 GByte
		×64	×64	×64	×64
		2 Ranks (×16)	2 Ranks (×8)	2 Ranks (×16)	2 Ranks (×8)
Label Code		PC2-5300S-444	PC2-5300S-444	PC2-5300S-555	PC2-5300S-555
JEDEC SPD Revision		Rev. 1.2	Rev. 1.2	Rev. 1.2	Rev. 1.2
Byte#	Description	HEX	HEX	HEX	HEX
22	Component Attributes	07	07	07	07
23	$t_{CK} @ CL_{MAX} -1$ (Byte 18) [ns]	30	30	3D	3D
24	$t_{AC}$ SDRAM @ $CL_{MAX} -1$ [ns]	45	45	50	50
25	$t_{CK} @ CL_{MAX} -2$ (Byte 18) [ns]	50	50	50	50
26	$t_{AC}$ SDRAM @ $CL_{MAX} -2$ [ns]	60	60	60	60
27	$t_{RP.MIN}$ [ns]	30	30	3C	3C
28	$t_{RRD.MIN}$ [ns]	28	1E	28	1E
29	$t_{RCD.MIN}$ [ns]	30	30	3C	3C
30	$t_{RAS.MIN}$ [ns]	2D	2D	2D	2D
31	Module Density per Rank	80	01	80	01
32	$t_{AS.MIN}$ and $t_{CS.MIN}$ [ns]	20	20	20	20
33	$t_{AH.MIN}$ and $t_{CH.MIN}$ [ns]	27	27	27	27
34	$t_{DS.MIN}$ [ns]	10	10	10	10
35	$t_{DH.MIN}$ [ns]	17	17	17	17
36	$t_{WR.MIN}$ [ns]	3C	3C	3C	3C
37	$t_{WTR.MIN}$ [ns]	1E	1E	1E	1E
38	$t_{RTP.MIN}$ [ns]	1E	1E	1E	1E
39	Analysis Characteristics	00	00	00	00
40	$t_{RC}$ and $t_{RFC}$ Extension	06	06	06	06
41	$t_{RC.MIN}$ [ns]	39	39	3C	3C
42	$t_{RFC.MIN}$ [ns]	7F	7F	7F	7F
43	$t_{CK.MAX}$ [ns]	80	80	80	80
44	$t_{DQSQ.MAX}$ [ns]	18	18	18	18
45	$t_{QHS.MAX}$ [ns]	22	22	22	22



HYS64T[128/256]020EDL-[25F/2.5/3/3S/3.7]-C  
SO-DIMM DDR2 SDRAM Module

Product Type		HYS64T128020EDL-3-C	HYS64T256020EDL-3-C	HYS64T128020EDL-3S-C	HYS64T256020EDL-3S-C
Organization		1 GByte	2 GByte	1 GByte	2 GByte
		×64	×64	×64	×64
		2 Ranks (×16)	2 Ranks (×8)	2 Ranks (×16)	2 Ranks (×8)
Label Code		PC2-5300S-444	PC2-5300S-444	PC2-5300S-555	PC2-5300S-555
JEDEC SPD Revision		Rev. 1.2	Rev. 1.2	Rev. 1.2	Rev. 1.2
Byte#	Description	HEX	HEX	HEX	HEX
46	PLL Relock Time	00	00	00	00
47	$T_{CASE,MAX}$ Delta / $\Delta T_{4R4W}$ Delta	53	51	53	51
48	Psi(T-A) DRAM	58	60	58	60
49	$\Delta T_0$ (DT0)	4F	47	4F	47
50	$\Delta T_{2N}$ (DT2N, UDIMM) or $\Delta T_{2Q}$ (DT2Q, RDIMM)	34	39	34	39
51	$\Delta T_{2P}$ (DT2P)	38	3D	38	3D
52	$\Delta T_{3N}$ (DT3N)	24	28	24	28
53	$\Delta T_{3P,fast}$ (DT3P fast)	37	31	37	31
54	$\Delta T_{3P,slow}$ (DT3P slow)	32	24	32	24
55	$\Delta T_{4R}$ (DT4R) / $\Delta T_{4R4W}$ Sign (DT4R4W)	44	3E	44	3E
56	$\Delta T_{5B}$ (DT5B)	1F	22	1F	22
57	$\Delta T_7$ (DT7)	29	24	29	23
58	Psi(ca) PLL	00	00	00	00
59	Psi(ca) REG	00	00	00	00
60	$\Delta T_{PLL}$ (DTPLL)	00	00	00	00
61	$\Delta T_{REG}$ (DTREG) / Toggle Rate	00	00	00	00
62	SPD Revision	12	12	12	12
63	Checksum of Bytes 0-62	F5	55	28	87
64	Manufacturer's JEDEC ID Code (1)	7F	7F	7F	7F
65	Manufacturer's JEDEC ID Code (2)	7F	7F	7F	7F
66	Manufacturer's JEDEC ID Code (3)	7F	7F	7F	7F
67	Manufacturer's JEDEC ID Code (4)	7F	7F	7F	7F
68	Manufacturer's JEDEC ID Code (5)	7F	7F	7F	7F
69	Manufacturer's JEDEC ID Code (6)	51	51	51	51



HYS64T[128/256]020EDL-[25F/2.5/3/3S/3.7]-C  
SO-DIMM DDR2 SDRAM Module

Product Type		HYS64T128020EDL-3-C	HYS64T256020EDL-3-C	HYS64T128020EDL-3S-C	HYS64T256020EDL-3S-C
Organization		1 GByte	2 GByte	1 GByte	2 GByte
		×64	×64	×64	×64
		2 Ranks (×16)	2 Ranks (×8)	2 Ranks (×16)	2 Ranks (×8)
Label Code		PC2-5300S-444	PC2-5300S-444	PC2-5300S-555	PC2-5300S-555
JEDEC SPD Revision		Rev. 1.2	Rev. 1.2	Rev. 1.2	Rev. 1.2
Byte#	Description	HEX	HEX	HEX	HEX
70	Manufacturer's JEDEC ID Code (7)	00	00	00	00
71	Manufacturer's JEDEC ID Code (8)	00	00	00	00
72	Module Manufacturer Location	xx	xx	xx	xx
73	Product Type, Char 1	36	36	36	36
74	Product Type, Char 2	34	34	34	34
75	Product Type, Char 3	54	54	54	54
76	Product Type, Char 4	31	32	31	32
77	Product Type, Char 5	32	35	32	35
78	Product Type, Char 6	38	36	38	36
79	Product Type, Char 7	30	30	30	30
80	Product Type, Char 8	32	32	32	32
81	Product Type, Char 9	30	30	30	30
82	Product Type, Char 10	45	45	45	45
83	Product Type, Char 11	44	44	44	44
84	Product Type, Char 12	4C	4C	4C	4C
85	Product Type, Char 13	33	33	33	33
86	Product Type, Char 14	43	43	53	53
87	Product Type, Char 15	20	20	43	43
88	Product Type, Char 16	20	20	20	20
89	Product Type, Char 17	20	20	20	20
90	Product Type, Char 18	20	20	20	20
91	Module Revision Code	1x	1x	1x	1x
92	Test Program Revision Code	xx	xx	xx	xx
93	Module Manufacturing Date Year	xx	xx	xx	xx





HYS64T[128/256]020EDL-[25F/2.5/3S/3.7]-C  
SO-DIMM DDR2 SDRAM Module

<b>Product Type</b>		HYS64T128020EDL-3-C	HYS64T256020EDL-3-C	HYS64T128020EDL-3S-C	HYS64T256020EDL-3S-C
<b>Organization</b>		1 GByte	2 GByte	1 GByte	2 GByte
		×64	×64	×64	×64
		2 Ranks (×16)	2 Ranks (×8)	2 Ranks (×16)	2 Ranks (×8)
<b>Label Code</b>		PC2-5300S-444	PC2-5300S-444	PC2-5300S-555	PC2-5300S-555
<b>JEDEC SPD Revision</b>		Rev. 1.2	Rev. 1.2	Rev. 1.2	Rev. 1.2
<b>Byte#</b>	<b>Description</b>	HEX	HEX	HEX	HEX
94	Module Manufacturing Date Week	xx	xx	xx	xx
95 - 98	Module Serial Number	xx	xx	xx	xx
99 - 127	Not used	00	00	00	00
128 - 255	Blank for customer use	FF	FF	FF	FF



HYS64T[128/256]020EDL-[25F/2.5/3/3S/3.7]-C  
SO-DIMM DDR2 SDRAM Module

**TABLE 26**  
SPD codes for PC2-4200

Product Type		HYS64T128020EDL-3.7-C	HYS64T256020EDL-3.7-C
Organization		1 GByte	2 GByte
		×64	×64
		2 Ranks (×16)	2 Ranks (×8)
Label Code		PC2-4200S-444	PC2-4200S-444
JEDEC SPD Revision		Rev. 1.2	Rev. 1.2
Byte#	Description	HEX	HEX
0	Programmed SPD Bytes in EEPROM	80	80
1	Total number of Bytes in EEPROM	08	08
2	Memory Type (DDR2)	08	08
3	Number of Row Addresses	0D	0E
4	Number of Column Addresses	0A	0A
5	DIMM Rank and Stacking Information	61	61
6	Data Width	40	40
7	Not used	00	00
8	Interface Voltage Level	05	05
9	$t_{CK} @ CL_{MAX}$ (Byte 18) [ns]	3D	3D
10	$t_{AC}$ SDRAM @ $CL_{MAX}$ (Byte 18) [ns]	50	50
11	Error Correction Support (non-ECC, ECC)	00	00
12	Refresh Rate and Type	82	82
13	Primary SDRAM Width	10	08
14	Error Checking SDRAM Width	00	00
15	Not used	00	00
16	Burst Length Supported	0C	0C
17	Number of Banks on SDRAM Device	08	08
18	Supported CAS Latencies	38	38
19	DIMM Mechanical Characteristics	01	01
20	DIMM Type Information	04	04
21	DIMM Attributes	00	00
22	Component Attributes	07	07
23	$t_{CK} @ CL_{MAX} -1$ (Byte 18) [ns]	3D	3D
24	$t_{AC}$ SDRAM @ $CL_{MAX} -1$ [ns]	50	50
25	$t_{CK} @ CL_{MAX} -2$ (Byte 18) [ns]	50	50
26	$t_{AC}$ SDRAM @ $CL_{MAX} -2$ [ns]	60	60
27	$t_{RP.MIN}$ [ns]	3C	3C
28	$t_{RRD.MIN}$ [ns]	28	1E
29	$t_{RCD.MIN}$ [ns]	3C	3C



HYS64T[128/256]020EDL-[25F/2.5/3/3S/3.7]-C  
SO-DIMM DDR2 SDRAM Module

Product Type		HYS64T128020EDL-3.7-C	HYS64T256020EDL-3.7-C
Organization		1 GByte	2 GByte
		×64	×64
		2 Ranks (×16)	2 Ranks (×8)
Label Code		PC2-4200S-444	PC2-4200S-444
JEDEC SPD Revision		Rev. 1.2	Rev. 1.2
Byte#	Description	HEX	HEX
30	$t_{RAS.MIN}$ [ns]	2D	2D
31	Module Density per Rank	80	01
32	$t_{AS.MIN}$ and $t_{CS.MIN}$ [ns]	25	25
33	$t_{AH.MIN}$ and $t_{CH.MIN}$ [ns]	37	37
34	$t_{DS.MIN}$ [ns]	10	10
35	$t_{DH.MIN}$ [ns]	22	22
36	$t_{WR.MIN}$ [ns]	3C	3C
37	$t_{WTR.MIN}$ [ns]	1E	1E
38	$t_{RTP.MIN}$ [ns]	1E	1E
39	Analysis Characteristics	00	00
40	$t_{RC}$ and $t_{RFC}$ Extension	06	06
41	$t_{RC.MIN}$ [ns]	3C	3C
42	$t_{RFC.MIN}$ [ns]	7F	7F
43	$t_{CK.MAX}$ [ns]	80	80
44	$t_{DQSQ.MAX}$ [ns]	1E	1E
45	$t_{QHS.MAX}$ [ns]	28	28
46	PLL Relock Time	00	00
47	$T_{CASE.MAX}$ Delta / $\Delta T_{4R4W}$ Delta	53	51
48	Psi(T-A) DRAM	58	60
49	$\Delta T_0$ (DT0)	47	3F
50	$\Delta T_{2N}$ (DT2N, UDIMM) or $\Delta T_{2Q}$ (DT2Q, RDIMM)	2E	32
51	$\Delta T_{2P}$ (DT2P)	38	3D
52	$\Delta T_{3N}$ (DT3N)	20	23
53	$\Delta T_{3P.fast}$ (DT3P fast)	32	2C
54	$\Delta T_{3P.slow}$ (DT3P slow)	32	24
55	$\Delta T_{4R}$ (DT4R) / $\Delta T_{4R4W}$ Sign (DT4R4W)	3C	36
56	$\Delta T_{5B}$ (DT5B)	1F	22
57	$\Delta T_7$ (DT7)	27	24
58	Psi(ca) PLL	00	00
59	Psi(ca) REG	00	00
60	$\Delta T_{PLL}$ (DTPLL)	00	00
61	$\Delta T_{REG}$ (DTREG) / Toggle Rate	00	00
62	SPD Revision	12	12



HYS64T[128/256]020EDL-[25F/2.5/3/3S/3.7]-C  
SO-DIMM DDR2 SDRAM Module

Product Type		HYS64T128020EDL-3.7-C	HYS64T256020EDL-3.7-C
Organization		1 GByte	2 GByte
		×64	×64
		2 Ranks (×16)	2 Ranks (×8)
Label Code		PC2-4200S-444	PC2-4200S-444
JEDEC SPD Revision		Rev. 1.2	Rev. 1.2
Byte#	Description	HEX	HEX
63	Checksum of Bytes 0-62	4B	AB
64	Manufacturer's JEDEC ID Code (1)	7F	7F
65	Manufacturer's JEDEC ID Code (2)	7F	7F
66	Manufacturer's JEDEC ID Code (3)	7F	7F
67	Manufacturer's JEDEC ID Code (4)	7F	7F
68	Manufacturer's JEDEC ID Code (5)	7F	7F
69	Manufacturer's JEDEC ID Code (6)	51	51
70	Manufacturer's JEDEC ID Code (7)	00	00
71	Manufacturer's JEDEC ID Code (8)	00	00
72	Module Manufacturer Location	xx	xx
73	Product Type, Char 1	36	36
74	Product Type, Char 2	34	34
75	Product Type, Char 3	54	54
76	Product Type, Char 4	31	32
77	Product Type, Char 5	32	35
78	Product Type, Char 6	38	36
79	Product Type, Char 7	30	30
80	Product Type, Char 8	32	32
81	Product Type, Char 9	30	30
82	Product Type, Char 10	45	45
83	Product Type, Char 11	44	44
84	Product Type, Char 12	4C	4C
85	Product Type, Char 13	33	33
86	Product Type, Char 14	2E	2E
87	Product Type, Char 15	37	37
88	Product Type, Char 16	43	43
89	Product Type, Char 17	20	20
90	Product Type, Char 18	20	20
91	Module Revision Code	1x	1x
92	Test Program Revision Code	xx	xx
93	Module Manufacturing Date Year	xx	xx
94	Module Manufacturing Date Week	xx	xx
95 - 98	Module Serial Number	xx	xx

HYS64T[128/256]020EDL-[25F/2.5/3/3S/3.7]-C  
SO-DIMM DDR2 SDRAM Module


<b>Product Type</b>		<b>HYS64T128020EDL-3.7-C</b>	<b>HYS64T256020EDL-3.7-C</b>
<b>Organization</b>		<b>1 GByte</b>	<b>2 GByte</b>
		<b>×64</b>	<b>×64</b>
		<b>2 Ranks (×16)</b>	<b>2 Ranks (×8)</b>
<b>Label Code</b>		<b>PC2-4200S-444</b>	<b>PC2-4200S-444</b>
<b>JEDEC SPD Revision</b>		<b>Rev. 1.2</b>	<b>Rev. 1.2</b>
<b>Byte#</b>	<b>Description</b>	<b>HEX</b>	<b>HEX</b>
99 - 127	Not used	00	00
128 - 255	Blank for customer use	FF	FF



# 5 Package Outlines

**FIGURE 5**

**Package Outline Raw Card A L-DIM-200-31**



- Drawing according to ISO 8015
- General tolerances ±0.15
- Dimensions in mm


GLD09649

## Notes

1. Thermal Sensor (Optional)
2. SPD or Combidevice (if used then no Thermal Sensor needed)



**FIGURE 6**  
Package Outline Raw Card F - L-DIM-200-34



- Drawing according to ISO 8015
- General tolerances ±0.13
- Dimensions in mm

GLD09675

**Notes**

1. SPD or Combidevice (if used then no Thermal Sensor needed).
2. Thermal Sensor (Optional)



# 6 Product Type Nomenclature

Qimonda's nomenclature uses simple coding combined with some proprietary coding. **Table 27** provides examples for module and component product type number as well as the

field number. The detailed field description together with possible values and coding explanation is listed for modules in **Table 28** and for components in **Table 29**.

**TABLE 27**

**Nomenclature Fields and Examples**

Example for	Field Number										
	1	2	3	4	5	6	7	8	9	10	11
Micro-DIMM	HYS	64	T	64/128	0	2	0	K	M	-5	-A
DDR2 DRAM	HYB	18	T	512/1G	16		0	A	C	-5	—

**TABLE 28**

**DDR2 DIMM Nomenclature**

Field	Description	Values	Coding
1	Qimonda Module Prefix	HYS	Constant
2	Module Data Width [bit]	64	Non-ECC
		72	ECC
3	DRAM Technology	T	DDR2
4	Memory Density per I/O [Mbit]; Module Density <sup>1)</sup>	32	256 MByte
		64	512 MByte
		128	1 GByte
		256	2 GByte
		512	4 GByte
5	Raw Card Generation	0 .. 9	Look up table
6	Number of Module Ranks	0, 2, 4	1, 2, 4
7	Product Variations	0 .. 9	Look up table
8	Package, Lead-Free Status	A .. Z	Look up table
9	Module Type	D	SO-DIMM
		M	Micro-DIMM
		R	Registered
		U	Unbuffered
		F	Fully Buffered





HYS64T[128/256]020EDL-[25F/2.5/3S/3.7]-C  
SO-DIMM DDR2 SDRAM Module

Field	Description	Values	Coding
10	Speed Grade	-2.5F	PC2-6400 5-5-5
		-2.5	PC2-6400 6-6-6
		-3	PC2-5300 4-4-4
		-3S	PC2-5300 5-5-5
		-3.7	PC2-4200 4-4-4
		-5	PC2-3200 3-3-3
11	Die Revision	-A	First
		-B	Second

1) Multiplying “Memory Density per I/O” with “Module Data Width” and dividing by 8 for Non-ECC and 9 for ECC modules gives the overall module memory density in MBytes as listed in column “Coding”.

**TABLE 29**  
**DDR2 DRAM Nomenclature**

Field	Description	Values	Coding
1	Qimonda Component Prefix	HYB	Constant
2	Interface Voltage [V]	18	SSTL_18
3	DRAM Technology	T	DDR2
4	Component Density [Mbit]	256	256 Mbit
		512	512 Mbit
		1G	1 Gbit
		2G	2 Gbit
5+6	Number of I/Os	40	×4
		80	×8
		16	×16
7	Product Variations	0 .. 9	Look up table
8	Die Revision	A	First
		B	Second
9	Package, Lead-Free Status	C	FBGA, lead-containing
		F	FBGA, lead-free
10	Speed Grade	-25F	DDR2-800 5-5-5
		-2.5	DDR2-800 6-6-6
		-3	DDR2-667 4-4-4
		-3S	DDR2-667 5-5-5
		-3.7	DDR2-533 4-4-4
		-5	DDR2-400 3-3-3



# Table of Contents

<b>1</b>	<b>Overview</b> .....	<b>3</b>
1.1	Features .....	3
1.2	Description .....	4
<b>2</b>	<b>Pin Configuration</b> .....	<b>6</b>
<b>3</b>	<b>Electrical Characteristics</b> .....	<b>13</b>
3.1	Absolute Maximum Ratings .....	13
3.2	DC Operating Conditions .....	14
3.3	AC Characteristics .....	15
3.3.1	Speed Grade Definitions .....	15
3.3.2	Component AC Timing Parameters .....	17
3.3.3	ODT AC Electrical Characteristics .....	26
3.4	$I_{DD}$ Specifications and Conditions .....	28
<b>4</b>	<b>SPD Codes</b> .....	<b>32</b>
<b>5</b>	<b>Package Outlines</b> .....	<b>46</b>
<b>6</b>	<b>Product Type Nomenclature</b> .....	<b>48</b>
	<b>Table of Contents</b> .....	<b>50</b>

**Edition 2007-03**  
**Published by Qimonda AG**  
**Gustav-Heinemann-Ring 212**  
**D-81739 München, Germany**  
**© Qimonda AG 2006.**  
**All Rights Reserved.**

#### **Legal Disclaimer**

The information given in this Internet Data Sheet shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Qimonda hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

#### **Information**

For further information on technology, delivery terms and conditions and prices please contact your nearest Qimonda Office.

#### **Warnings**

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Qimonda Office.

Qimonda Components may only be used in life-support devices or systems with the express written approval of Qimonda, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.