# Symbios® SYM53C895 PCI to Ultra2 SCSI I/O Processor with LVD Link™ Universal Transceivers

# **Technical Manual**

December 1999

Version 3.1



Order Number S14030

This document contains proprietary information of LSI Logic Corporation. The information contained herein is not to be used by or disclosed to third parties without the express written permission of an officer of LSI Logic Corporation.

LSI Logic products are not intended for use in life-support appliances, devices, or systems. Use of any LSI Logic product in such applications without written consent of the appropriate LSI Logic officer is prohibited.

#### Document DB14-000112-00, December 1999

This document describes Version 3.1 of LSI Logic Corporation's Symbios SYM53C895 PCI to Ultra2 SCSI I/O Processor with LVD Link Universal Transceivers and will remain the official reference source for all revisions/releases of this product until rescinded by an update.

#### To receive product literature, visit us at http://www.lsilogic.com.

LSI Logic Corporation reserves the right to make changes to any products herein at any time without notice. LSI Logic does not assume any responsibility or liability arising out of the application or use of any product described herein, except as expressly agreed to in writing by LSI Logic; nor does the purchase or use of a product from LSI Logic convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of LSI Logic or third parties.

Copyright © 1996-1999 by LSI Logic Corporation. All rights reserved.

#### TRADEMARK ACKNOWLEDGMENT

The LSI Logic logo design, Symbios, Symbios.com, and TolerANT are registered trademarks of LSI Logic Corporation. SCRIPTS, and LVD Link are trademarks of LSI Logic Corporation. All other brand and product names may be trademarks of their respective companies.

# **Contents**

	Prefa	ace		
Chapter 1	Intro	duction		
	1.1	Genera	al Description	1-1
		1.1.1	New Features in the SYM53C895	1-2
	1.2	Benefit	s of LVD Link	1-3
	1.3	Benefit	s of Ultra2 SCSI	1-4
	1.4	TolerAl	NT <sup>®</sup> Technology	1-4
	1.5	SYM53	3C895 Benefits Summary	1-5
		1.5.1	SCSI Performance	1-5
		1.5.2	PCI Performance	1-6
		1.5.3	Integration	1-7
		1.5.4	Ease of Use	1-7
		1.5.5	Flexibility	1-8
		1.5.6	Reliability	1-9
		1.5.7	Testability	1-9
Chapter 2	Fund	ctional D	escription	
	2.1	SCSI (	Core	2-2
	2.2	DMA C	Core	2-2
		2.2.1	DMA FIFO	2-3
	2.3	SCRIP	TS Processor	2-7
		2.3.1	Internal SCRIPTS RAM	2-8
	2.4	Prefeto	hing SCRIPTS Instructions	2-8
		2.4.1	Op Code Fetch Burst Capability	2-9
	2.5	Design	ing an Ultra2 SCSI System	2-10
		2.5.1	Using the SCSI Clock Quadrupler	2-11
	2.6	SYM53	3C895 Interfaces	2-11
		261	Parallel ROM Interface	2-11

Contents iii

		2.6.2	Serial EEPROM Interface	2-13
		2.6.3	SCSI Bus Interface	2-15
	2.7	SYM53	C895 Modes	2-20
		2.7.1	PCI Cache Mode	2-20
		2.7.2	Big and Little Endian Modes	2-20
		2.7.3	Loopback Mode	2-22
	2.8	Parity 0	Options	2-22
		2.8.1	SCSI Termination	2-24
		2.8.2	System Engineering Note	2-25
		2.8.3	(Re)Select During (Re)Selection	2-28
	2.9	Synchr	onous Operation	2-28
		2.9.1	Determining the Data Transfer Rate	2-29
		2.9.2	Ultra2 SCSI Synchronous Data Transfers	2-29
	2.10	Interrup	ot Handling	2-32
		2.10.1	Polling and Hardware Interrupts	2-32
		2.10.2	Registers	2-32
		2.10.3	Fatal vs. Nonfatal Interrupts	2-34
		2.10.4	Masking	2-35
		2.10.5	Stacked Interrupts	2-36
		2.10.6	Halting in an Orderly Fashion	2-37
		2.10.7	Sample Interrupt Service Routine	2-38
	2.11	Chaine	d Block Moves	2-39
		2.11.1	Wide SCSI Send Bit (WSS)	2-40
		2.11.2	Wide SCSI Receive Bit (WSR)	2-40
		2.11.3	SCSI Wide Residue (SWIDE) Register	2-40
		2.11.4	SCSI Output Data Latch (SODL) Register	2-41
		2.11.5	Chained Block Move SCRIPTS Instruction	2-41
Chapter 3	PCI I	unction	al Description	
•	3.1		dressing	3-1
	3.2	PCI Bu	s Commands and Functions Supported	3-2
	3.3	PCI Ca	iche Mode	3-4
		3.3.1	Support for PCI Cache Line Size Register	3-4
		3.3.2	Selection of Cache Line Size	3-4
		3.3.3	Alignment	3-4
		3.3.4	Memory Move Misalignment	3-5
		3.3.5	Memory Write and Invalidate Command	3-6

iv Contents

		3.3.6	Memory Read Multiple Command	3-9
	3.4	Configu	ration Registers	3-10
Chapter 4	Sign	al Descri	iptions	
	4.1	Voltage	Capabilities and Limitations	4-3
	4.2	Internal	Pull-ups on SYM53C895 Pins	4-4
	4.3	Pin Des	scriptions	4-5
Chapter 5	Regi	isters		
	5.1	PCI Co	nfiguration Registers	5-1
	5.2	SCSI R	registers	5-15
Chapter 6	SCS	I SCRIPT	'S Instruction Set	
	6.1	Low-Le	vel Register Interface Mode	6-2
	6.2	High-Le	evel SCSI SCRIPTS Mode	6-2
		6.2.1	Sample Operation	6-3
	6.3	Block M	Move Instruction	6-6
		6.3.1	First Dword	6-6
		6.3.2	Second Dword	6-12
	6.4	I/O Inst	ruction	6-13
		6.4.1	First Dword	6-13
		6.4.2	Second Dword	6-21
	6.5	Read/W	/rite Instructions	6-22
		6.5.1	First Dword	6-22
		6.5.2	Second Dword	6-23
		6.5.3	Read-Modify-Write Cycles	6-23
		6.5.4	Move To/From SFBR Cycles	6-24
	6.6	Transfe	r Control Instruction	6-26
		6.6.1	First Dword	6-26
		6.6.2	Second Dword	6-32
	6.7	Memory	y Move Instructions	6-33
		6.7.1	First Dword	6-34
		6.7.2	Read/Write System Memory from a SCRIPT	6-34
		6.7.3	Second Dword	6-35
		6.7.4	Third Dword	6-35
	6.8	Load a	nd Store Instructions	6-36
		6.8.1	First Dword	6-37

Contents

			6-38
	6.8.3	Third Dword	6-38
Elect	trical Ch	aracteristics	
7.1	DC Ch	aracteristics	7-1
7.2	3.3 Vol	t PCI DC Characteristics	7-6
7.3	TolerAN	NT Technology Electrical Characteristics	7-8
7.4	AC Cha	aracteristics	7-11
7.5	PCI an	d External Memory Interface Timing Diagram	7-14
	7.5.1	Timing Diagrams Included in this Section	7-15
7.6	SCSI T	imings	7-51
Regi	ster Sun	nmary	
Exte	rnal Men	nory Interface Diagram Examples	
Circu	uit Board	Layout Issues	
C.1	Signal	Separation	C-2
C.2	Routing	Gignal Lines	C-2
C.3	Impeda	ince Matching	C-2
C.4	Termina	ation and Stub Length	C-2
C.5	Decoup	bling	<b>C</b> -3
C.6	Dielect	ric	C-3
C.7		•	C-3
			C-3
		•	C-4
		•	C-4
			C-4
			C-4
		•	C-5
	C.7.7	SPI-2 Document	C-5
Inde	x		
	7.1 7.2 7.3 7.4 7.5 7.6  Regi  Exte  Circu C.1 C.2 C.3 C.4 C.5 C.6 C.7	Electrical Characteristics of the control of the co	Electrical Characteristics 7.1 DC Characteristics 7.2 3.3 Volt PCI DC Characteristics 7.3 TolerANT Technology Electrical Characteristics 7.4 AC Characteristics 7.5 PCI and External Memory Interface Timing Diagram 7.5.1 Timing Diagrams Included in this Section 7.6 SCSI Timings  Register Summary  External Memory Interface Diagram Examples  Circuit Board Layout Issues C.1 Signal Separation C.2 Routing Signal Lines C.3 Impedance Matching C.4 Termination and Stub Length C.5 Decoupling C.6 Dielectric C.7 Considerations Specific to the SYM53C895 C.7.1 RBIAS +/- Pins C.7.2 Physical Dimensions C.7.3 Power Requirements C.7.4 V <sub>DD-A</sub> Pin C.7.5 Terminators C.7.6 Capacitive Load C.7.7 SPI-2 Document

**Customer Feedback** 

_						
_		$\sim$		-	^	•
	ı	a	u		G	-

1.1	SYM53C895 Chip Block Diagram	1-2
2.1	DMA FIFO Sections	2-3
2.2	SYM53C895 Host Interface SCSI Datapath	2-7
2.3	8-Bit High Voltage Differential Wiring Diagram	
	for Ultra2 SCSI	2-19
2.4	Regulated Termination for Ultra2 SCSI	2-25
2.5	Determining the Synchronous Transfer Rate	2-31
2.6	Block Move and Chained Block Move Instructions	2-39
4.1	SYM53C895 Functional Signal Grouping	4-2
6.1	SCRIPTS Overview	6-5
7.1	LVD Transmitter	7-3
7.2	LVD Receiver	7-3
7.3	Rise and Fall Time Test Conditions	7-9
7.4	Input Filtering	7-9
7.5	Hysteresis of SCSI Receiver	7-10
7.6	Input Current as a Function of Input Voltage	7-10
7.7	Output Current as a Function of Output Voltage	7-11
7.8	External Clock Timing	7-12
7.9	Reset Input	7-13
7.10	Interrupt Output	7-14
7.11	PCI Configuration Register Read	7-16
7.12	PCI Configuration Register Write	7-17
7.13	Operating Register/SCRIPTS RAM Read	7-18
7.14	Operating Register/SCRIPTS RAM Write	7-19
7.15	External Memory Read	7-21
7.16	External Memory Write	7-24
7.17	Op Code Fetch, Nonburst	7-27
7.18	Burst Op Code Fetch	7-29
7.19	Back-to-Back Read	7-31
7.20	Back-to-Back Write	7-33
7.21	Burst Read	7-35
7.22	Burst Write	7-37
7.23	Read Cycle, Normal/Fast Memory (≥ 128 Kbytes),	
	Single Byte Access	7-39
7.24	Normal/Fast Memory (≥ 128 Kbytes), Single Byte	
	Access, Write Cycle,	7-40

Contents vii

	7.25	Normal/Fast Memory (≥ 128 Kbytes), Multiple	
		Byte Access, Read Cycle	7-42
	7.26	Normal/Fast Memory (≥ 128 Kbytes) Multiple	
		Byte Access, Write Cycle	7-44
	7.27	Read Cycle, Slow Memory (≥ 128 Kbytes)	7-46
	7.28	Write Cycle, Slow Memory (≥ 128 Kbytes)	7-47
	7.29	Read cycle, ≤ 64 Kbytes ROM	7-49
	7.30	Write Cycle, ≤ 64 Kbytes ROM	7-50
	7.31	Initiator Asynchronous Send	7-51
	7.32	Initiator Asynchronous Receive	7-52
	7.33	Target Asynchronous Send	7-52
	7.34	Target Asynchronous Receive	7-53
	7.35	Initiator and Target Synchronous Transfers	7-53
	7.36	SYM53C895 Pin Diagram, 272-Ball BGA (Top View)	<b>7-6</b> 0
	7.37	SYM53C895 Pin Diagram, 208-pin QFP	7-63
	7.38	SYM53C895 Mechanical Drawing, 208-pin QFP	7-66
	7.39	SYM53C895 Mechanical Drawing, 272 BGA	7-68
	B.1	16 Kbytes Interface with 200 ns Memory	B-1
	B.2	64 Kbytes Interface with 200 ns Memory	B-2
	B.3	256 Kbytes Interface with 150 ns Memory	B-3
	B.4	512 Kbytes Interface with 150 ns Memory	B-4
Tables			
	2.1	External Memory Support	2-12
	2.2	Mode A Serial EEPROM Data Format	2-14
	2.3	Mode C Serial EEPROM Data Format	2-15
	2.4	High Voltage Differential Operation	2-17
	2.5	Bits Used for Parity Control and Generation	2-22
	2.6	SCSI Parity Control	2-23
	2.7	SCSI Parity Errors and Interrupts	2-24
	2.8	Transmission Mode	2-25
	3.1	PCI Bus Commands Supported	3-3
	4.1	SYM53C895 Internal Pull-Ups	4-4
	4.2	SYM53C895 Power and Ground Pins	4-5
	4.3	System Pins	4-7
	4.4	Address and Data Pins	4-7
	4.5	Interface Control Pins	4-8
	4.6	Arbitration Pins	4-9

viii Contents

4.7	Error Reporting Pins	4-9
4.8	SCSI Pins, LVD Link Mode	4-10
4.9	SCSI Pins, Single-Ended Mode	4-12
4.10	SCSI Pins, High Voltage Differential Mode	4-14
4.11	Additional Pins	4-16
4.12	External Memory Interface Pins	4-18
5.1	PCI Configuration Register Map	5-2
5.2	SCSI Register Map	5-16
5.3	Synchronous Clock Conversion Factor	5-26
5.4	Asynchronous Clock Conversion Factor	5-27
5.5	Examples of Synchronous Transfer Periods and Rates for SCSI-1	5-30
5.6	Example Synchronous Transfer Periods and	3-30
5.0	Rates for Fast SCSI, Ultra SCSI, and Ultra2 SCSI	5-31
5.7	Maximum Synchronous Offset	5-31
5.8	Timeout Periods	5-76
5.9	Timeout Periods, 50 MHz Clock	5-78
5.10	Timeout Periods, 40/160 MHz Clock	5-79
5.11	DIFFSENS Voltage Levels and SCSI Operating Modes	5-89
6.1	SCRIPTS Instructions	6-3
6.2	SCSI Information Transfer Phase	6-11
6.3	Read/Write Instructions	6-24
6.4	Transfer Control Instructions	6-26
6.5	SCSI Phase Comparisons	6-29
7.1	Absolute Maximum Stress Ratings	7-1
7.2	Operating Conditions	7-2
7.3	SCSI Signals, Low Voltage Differential Drivers - SD[15:0]+/-, SDP[1:0]+/-, SREQ+/-, SACK+/-, SMSG+/-, SIO+/-, SCD+/-, SATN+/-, SBSY+/-,	
	SSEL+/-, SRST+/-*	7-2
7.4	SCSI Signals, Low Voltage Differential Receivers - SD[15:0]+/-, SDP[1:0]+/-, SREQ+/-, SACK+/-, SMSG+/-, SIO+/-, SCD+/-, SATN+-, SBSY+/-,	
	SSEL+/-, SRST+/-	7–3
7.5	SCSI Signal - DIFFSENS	7-3
7.6	SCSI Signals - RBIAS+/-	7–4
7.7	Capacitance	7-4
7.8	Output Signal - MAC/ TESTOUT	7-4

Contents ix

7.9	Input Signals - CLK, RST/1, IDSEL, GNT/, SCLK/	7-4
7.10	Bidirectional Signals - AD[31:0], C_BE/[3:0],	
	FRAME/, IRDY/, TRDY/, DEVSEL/, STOP/, PERR/,	
	PAR, REQ/ IRQ/, SERR/	7-5
7.11	Bidirectional Signals - GPIO0_FETCH/,	
	GPIO1_MASTER/, GPIO2, GPIO3, GPIO4, MAD[7:0]	7-5
7.12	Bidirectional Signals - MAS/[1:0], MCE/, MOE/, MWE/	7-5
7.13	Input Signal - BIG_LIT/	7-6
7.14	Bidirectional Signals - AD[31:0], C_BE[3:0]/,	
	FRAME/, IRDY/, TRDY/, DEVSEL/, STOP/,	
	PERR/, PAR, BYTEPAR[3:0]	7-6
7.15	Input Signals - CLK, GNT/, IDSEL, RST/	7-6
7.16	Output Signals - IRQ/, REQ/	7-7
7.17	Output Signal - SERR/	7-7
7.18	TolerANT Technology Electrical Characteristics	7-8
7.19	External Clock Timing	7-11
7.20	Reset Input	7-13
7.21	Interrupt Output	7-14
7.22	Configuration Register Read Timings	7-16
7.23	Configuration Register Write Timings	7-17
7.24	Operating Register/SCRIPTS RAM Read Timings	7-18
7.25	Operating Register/SCRIPTS RAM Write Timings	7-19
7.26	External Memory Read Timings	7-20
7.27	External Memory Write Timings	7-23
7.28	Op Code Fetch, Nonburst Timings	7-26
7.29	Burst Op Code Fetch Timings	7-28
7.30	Back to Back Read Timings	7-30
7.31	Back to Back Write Timings	7-32
7.32	Burst Read Timings	7-34
7.33	Burst Write Timings	7-36
7.34	Read Cycle Tlmings, Normal/Fast Memory	
	(≥ 128 Kbytes), Single Byte Access	7-38
7.35	Write Cycle Timings, Normal/Fast Memory	
	(≥ 128 Kbytes), Single Byte Access	7-40
7.36	Read Cycle Timings, Slow Memory (≥ 128 Kbytes)	7-46
7.37	Write Cycle Timings, Slow Memory (≥ 128 Kbytes)	7-47
7.38	Read Cycle Timings, ≤ 64 Kbytes ROM	7-49
7.39	Write Cycle Timings, ≤ 64 Kbytes ROM	7-50

x Contents

7.40	Initiator Asynchronous Send	7-51
7.41	Initiator Asynchronous Receive	7-52
7.42	Target Asynchronous Send	7-52
7.43	Target Asynchronous Receive	7-53
	•	7-53 7-54
7.44	SCSI-1 Transfers (Single-Ended, 5.0 Mbytes/s)	
7.45	SCSI-1 Transfers (Differential, 4.17 Mbytes/s)	7-54
7.46	SCSI-2 Fast Transfers 10.0 Mbytes/s	
	(8-Bit Transfers) or 20.0 Mbytes/s	
	(16-Bit Transfers), 40 MHz Clock	7-55
7.47	SCSI-2 Fast Transfers 10.0 Mbytes/s	
	(8-Bit Transfers) or 20.0 Mbytes/s	
	(16-Bit Transfers), 50 MHz Clock	7-56
7.48	Ultra SCSI Single-Ended Transfers	
	20.0 Mbytes/s (8-Bit Transfers) or	
	40.0 Mbytes/s (16-Bit Transfers), Quadrupled	
	40 MHz Clock	7-57
7.49	Ultra SCSI High Voltage Differential Transfers	
	20.0 Mbytes/s (8-Bit Transfers) or 40.0 Mbytes/s	
	(16-Bit Transfers), 80 MHz Clock1	7-58
7.50	Ultra2 SCSI Transfers 40.0 Mbytes/s	
	(8-Bit Transfers) or 80.0 Mbytes/s	
	(16-Bit Transfers), Quadrupled	
	40 MHz Clock	7-59
7.51	BGA Position and Signal Name Alphabetically	7-61
7.52	BGA Position Numerically and Signal Name	7-62
	•	
7.53	Signal Name by Pin Number QFP	7-64
7.54	Alphabetical Signal Name and Pin Number QFP	7-65
A.1	SYM53C896 Register Map	A-1

Contents xi

# **Preface**

This book is the primary reference and Technical Manual for the LSI Logic Symbios<sup>®</sup> SYM53C895 PCI to Ultra2 SCSI I/O Processor with LVD Link™ Universal Transceivers. It contains a complete functional description for the product and includes complete physical and electrical specifications.

This data manual assumes the user is familiar with the current and proposed standards for SCSI and PCI. For additional background information on these topics, please refer to the list of reference materials provided below.

#### **Audience**

This document was prepared for system designers and programmers who are using this device to design an Ultra2 SCSI port for PCI-based personal computers, workstations, servers, or embedded applications.

# Organization

- Chapter 1, Introduction, contains the general description about the SYM53C895 PCI to Ultra2 SCSI I/O Processor.
- Chapter 2, Functional Description, contains details about the three functional blocks: the SCSI Core, the DMA Core, and the SCRIPTS processor.
- Chapter 3, PCI Functional Description, contains the PCI bus commands, and functions supported.
- Chapter 4, **Signal Descriptions**, contains information about the signal definitions using tables and illustrations.
- Chapter 5, Registers, contains descriptions of the PCI registers and the SYM53C895 operating registers.

Preface xiii

- Chapter 6, SCSI SCRIPTS Instruction Set, contains detailed information about utilitizing SCSI SCRIPTS mode.
- Chapter 7, Electrical Characteristics, contains information pertaining to DC and AC Characteristics for the SYM53C895 device.
- Appendix A, Register Summary, contains a quick reference to the registers used for the SYM53C895 device.
- Appendix B, External Memory Interface Diagram Examples, contains four diagram examples pertaining to the interface of the external memory.
- Appendix C, Circuit Board Layout Issues, provides details concerning signals and other considerations specific to the SYM53C895.

#### **Related Publications**

For background information, please contact:

#### **ANSI**

11 West 42nd Street New York, NY 10036 (212) 642-4900 Ask for document number X3.131-1994 (SCSI-2)

# **Global Engineering Documents**

15 Inverness Way East Englewood, CO 80112 (800) 854-7179 or (303) 7956 (outside U.S.) FAX (303) 397-2740 Ask for document number X3.131-1994 (SCSI-2) or X3.253 (SCSI-3 Parallel Interface)

#### **ENDL Publications**

14426 Black Walnut Court Saratoga, CA 95070 (408) 867-6642

Document names: SCSI Bench Reference, SCSI Encyclopedia, SCSI Tutor

#### **Prentice Hall**

113 Sylvan Avenue Englewood Cliffs, NJ 07632 (800) 947-7700

Ask for document number ISBN 0-13-796855-8, SCSI: Understanding the Small Computer System Interface

# LSI Logic (Storage Components) Electronic Bulletin Board

(719) 533-7235

Ask for document *Symbios*<sup>®</sup> *SYM53C8XX PCI-SCSI I/O Processors Programming Guide*, order number J25972I

#### SCSI Electronic Bulletin Board

(719) 533-7950

# LSI Logic Internet Anonymous FTP Site

ftp.symbios.com (204.131.200.1)
Directory: /pub/symchips/scsi

# LSI Logic World Wide Web Home Page

www.lsilogic.com

#### **PCI Special Interest Group**

PCI Local Bus Specification, Revision 2.1 2575 N.E. Katherine Hillsboro, OR 97214 (800) 433-5177; (503) 693-6232 (International); FAX (503) 693-8344

#### Conventions Used in This Manual

The word *assert* means to drive a signal true or active. The word *deassert* means to drive a signal false or inactive.

Hexadecimal numbers are indicated by the prefix "0x" —for example, 0x32CF. Binary numbers are indicated by the prefix "0b" —for example, 0b0011.0010.1100.1111.

Preface xv

# **Revision History**

Page No.	Date	Revision/Remarks
n/a	7/96	Ver. 1.0
1-2, 2-5, 2-17, 2-19, 3-11, 3-12, 4-2, 4-4, 4-7, 4-8, 4-9, 4-10, 4-11, 4-13, 5-39, 5-40, 7-2, 7-3, 7-7, 7-8, 7-38, 7-42, 7-44	1/97	Ver. 2.0. Added serial EEPROM interface; changed operation of parallel EPROM interface; added information on Ultra2 SCSI termination; added LVD electrical specifications and Ultra2 SCSI timings; added PCI configuration registers for Subsystem ID and Subsystem Vendor ID; pinout/pin numbering corrections.
2-16 - 2-17, 4-3 - 4-6, 4-11, 4-22, 7-1, 7-2, 7-4 - 7-5, D[ 1:4 ]	9/98	Ver. 3.0. Merged addendum; merged SEN892 (DIFFSENS) in Chapter 2; Chapter 3 - added 292-BGA figure/tables and updated MAD[3:1] signals; Chapter 7 - substituted source and sink values, and changed other values. Merged SEN893 and SEN898 into Appendix D.
All	12/99	Ver. 3.1. LSI Logic formats applied. Changes to Chapter 4 regarding PBGA from 292 to 272. Updated Chapter 6, SCSI SCRIPTS with current information.

# Chapter 1 Introduction

This chapter provides a general overview on the SYM53C895 PCI to Ultra2 SCSI I/O Processor and other members of the SYM53C8XX family of PCI to SCSI I/O Processors. This chapter contains these topics:


- Section 1.1, "General Description," page 1-1
- Section 1.2, "Benefits of LVD Link," page 1-3
- Section 1.3, "Benefits of Ultra2 SCSI," page 1-4
- Section 1.4, "TolerANT® Technology," page 1-4
- Section 1.5, "SYM53C895 Benefits Summary," page 1-5

# 1.1 General Description

The SYM53C895 PCI to SCSI I/O Processor brings Ultra2 SCSI performance to host adapter, workstation, and general computer designs, making it easy to add a high-performance SCSI bus to any PCI system. It supports Ultra2 SCSI transfer rates and allows you to increase SCSI connectivity and cable length with Low Voltage Differential (LVD) signaling for SCSI.

The SYM53C895 has a local memory bus for local storage of the device BIOS ROM in flash memory or standard EEPROMs. The SYM53C895 supports big and little endian byte addressing to accommodate a variety of data configurations. The SYM53C895 supports programming of local flash memory for updates to BIOS or SCRIPTS™ programs. The chip is packaged in a 208-pin quad flat pack or a 272-ball BGA. System diagrams showing the connections of the SYM53C895 with an external ROM or flash memory are pictured in Appendix B. A block diagram of the SYM53C895 is pictured in Figure 1.1 on page 1-2.

Figure 1.1 SYM53C895 Chip Block Diagram



Symbios LVD Link technology is the LSI Logic implementation of Low Voltage Differential (LVD). LVD Link transceivers allow the SYM53C895 to perform Single-Ended and LVD transfers, and support external high voltage differential transceivers. The SYM53C895 integrates a high performance SCSI core, a PCI bus master DMA core, and the Symbios SCSI SCRIPTS processor to meet the flexibility requirements of SCSI-3 and Ultra2 SCSI standards. It is designed to implement multithreaded I/O algorithms with a minimum of processor intervention, solving the protocol overhead problems of previous intelligent and nonintelligent adapter designs.

## 1.1.1 New Features in the SYM53C895

The SYM53C895 is functionally similar to the SYM53C875 PCI to SCSI I/O processor, with added support for Ultra2 SCSI. Some software enhancements, and use of LVD, enable the SYM53C895 to transfer data at Ultra2 SCSI transfer rates. Most of the feature enhancements in the SYM53C895 are included to enable the chip to take advantage of Ultra2 SCSI transfer rates.

- Optional 816-byte DMA FIFO supports large block transfers at Ultra2 SCSI speeds. The default FIFO size is 112 bytes.
- Thirty-one levels of SCSI Synchronous Offset increases the pace of synchronous transfers to match Ultra2 SCSI transfer speeds.
- On-chip LVD Link transceivers allow increased connectivity, longer cable length, and improved performance. They also automatically sense the type of device connected to the SCSI bus and switch as needed to single-ended, LVD, or high voltage differential mode (if the chip is connected to external transceivers).
- On-chip SCSI clock quadrupler can achieve 160 MHz frequency with an external 40 MHz oscillator.
- Supports Subsystem ID and Subsystem Vendor ID registers in PCI configuration space.
- Support for serial EEPROM interface.

# 1.2 Benefits of LVD Link

The SYM53C895 supports Low Voltage Differential (LVD) for SCSI, a signaling technology that increases the reliability of SCSI data transfers over longer distances than supported by Single-Ended (SE) SCSI. The low current output of LVD allows the I/O transceivers to be integrated directly onto the chip. LVD provides the reliability of high voltage differential SCSI without the added cost of external differential transceivers. Ultra2 SCSI with LVD allows a longer SCSI cable and more devices on the bus, using the same cables defined in the SCSI-3 Parallel Interface standard for Ultra SCSI. LVD provides a long-term migration path to even faster SCSI transfer rates without compromising signal integrity, cable length, or connectivity.

For backward compatibility to existing SE devices, the SYM53C895 features universal LVD Link transceivers that can switch between LVD and SE SCSI modes. The LVD Link technology also supports high-power differential signaling in legacy systems when external transceivers are connected to the SYM53C895. This allows the SYM53C895 to be used in both legacy and Ultra2 SCSI applications.

Benefits of LVD Link

# 1.3 Benefits of Ultra2 SCSI

Ultra2 SCSI is an extension of the SPI-2 draft standard that allows faster synchronous SCSI transfer rates and defines a new physical layer, LVD SCSI. LVD SCSI provides an incremental evolution from SCSI-2 and Ultra SCSI. When enabled, Ultra2 SCSI performs 40 mega transfers per second, which results in approximately double the synchronous transfer rates of Ultra SCSI. The SYM53C895 can perform 16 bit, Ultra2 SCSI synchronous transfers as fast as 80 Mbytes/s. This advantage is most noticeable in heavily loaded systems or large-block size applications such as video on-demand and image processing.

One advantage of Ultra2 SCSI is that it significantly improves SCSI bandwidth while preserving existing hardware and software investments. The primary software changes enable the chip to perform synchronous negotiations for Ultra2 SCSI rates, and to enable the clock quadrupler. Ultra2 SCSI uses the same connectors as Ultra SCSI, but can operate with longer cables and more devices on the bus. Chapter 2 contains more information on migrating from an Ultra SCSI design to support Ultra2 SCSI.

# 1.4 TolerANT® Technology

The SYM53C895 features TolerANT technology, which includes active negation on the SCSI drivers and input signal filtering on the SCSI receivers. Active negation drives the SCSI Request, Acknowledge, Data, and Parity signals active high rather than allowing them to be passively pulled up by terminators. Active negation is enabled by setting bit 7 in the STEST3 register.

TolerANT receiver technology improves data integrity in unreliable cabling environments, where other devices would be subject to data corruption. TolerANT receivers filter the SCSI bus signals to eliminate unwanted transitions without the long signal delay associated with RC-type input filters. This improved driver and receiver technology helps eliminate double clocking of data, the single biggest reliability issue with SCSI operations. TolerANT input signal filtering is a built in feature of the

SYM53C895 and all Symbios Fast SCSI, Ultra SCSI, and Ultra2 SCSI devices. On the SYM53C895, the user can select a filtering period of 30 or 60 ns, with bit 1 in the STEST2 register.

The benefits of TolerANT include increased immunity to noise when the signal is going high, better performance due to balanced duty cycles, and improved fast SCSI transfer rates. In addition, TolerANT SCSI devices do not cause glitches on the SCSI bus at power up or power down, so other devices on the bus are also protected from data corruption. When it is used with the LVD Link transceivers, TolerANT provides excellent signal quality and data reliability in real world cabling environments. TolerANT is compatible with both the Alternative One and Alternative Two termination schemes proposed by the American National Standards Institute.

# 1.5 SYM53C895 Benefits Summary

This section provides an overview of the SYM53C895 benefits and features. It includes these topics:

- SCSI Performance
- PCI Performance
- Integration
- Ease of Use
- Flexibility
- Reliability
- Testability

# 1.5.1 SCSI Performance

To improve SCSI performance, the SYM53C895:

- Has integrated LVD Link universal transceivers which:
  - Support SE, LVD, and high voltage differential signals (with external transceivers)
  - Allow greater device connectivity and longer cable length

- LVD Link transceivers save the cost of external differential transceivers
- Support a long-term performance migration path
- Bursts up to 512 bytes across the PCI bus through its 816 byte FIFO
- Performs wide Ultra2 SCSI synchronous transfers as fast as 80 Mbytes/s
- Includes an on-chip SCSI clock quadrupler that allows the chip to achieve Ultra2 SCSI transfer rates with a 40 MHz clock
- Includes 4 Kbytes internal RAM for SCRIPTS instruction storage
- Has 31 levels of SCSI synchronous offset
- Supports variable block size and scatter/gather data transfers.
- Performs sustained memory-to-memory DMA transfers faster than 47 Mbytes/s (@ 33 MHz)
- Minimizes SCSI I/O start latency
- Performs complex bus sequences without interrupts, including restore data pointers
- Reduces ISR overhead through a unique interrupt status reporting method
- Includes Load and Store SCRIPTS instructions to increase performance of data transfers to and from chip registers
- Supports target disconnect and later reconnect with no interrupt to the system processor
- Supports multithreaded I/O algorithms in SCSI SCRIPTS with fast I/O context switching
- Supports expanded register Move instructions for additional arithmetic capability

# 1.5.2 PCI Performance

To improve PCI performance, the SYM53C895:

- Complies with PCI 2.1 specification
- Supports 32-bit 33 MHz PCI interface
- Bursts 2, 4, 8, 16, 32, 64, or 128 dwords across the PCI bus

- Supports 32-bit word data bursts with variable burst lengths
- Prefetches up to 8 dwords of SCRIPTS instructions
- Bursts SCRIPTS op code fetches across the PCI bus
- Performs zero wait-state bus master data bursts faster than 110 Mbytes/s (@ 33 MHz)
- Supports PCI Cache Line Size register
- Supports PCI Write and Invalidate, Read Line, and Read Multiple commands

# 1.5.3 Integration

The SYM53C895 contains these integration features:

- Integrated LVD transceivers
- Full 32-bit PCI DMA bus master
- Memory to Memory Move instructions to allow use as a third-party PCI bus DMA controller.
- High performance SCSI core
- Integrated SCRIPTS processor

## 1.5.4 Ease of Use

The SYM53C895 provides ease of use by having:

- Up to one megabyte of add-in memory support for BIOS and SCRIPTS storage
- Direct PCI to SCSI connection
- Reduced SCSI development effort
- Compiler-compatible with existing SYM53C7XX and SYM53C8XX family SCRIPTS
- Direct connection to PCI, and SCSI single-ended and differential buses
- Development tools and sample SCSI SCRIPTS available
- Maskable and pollable interrupts
- Wide SCSI, A or P cable, and up to 16 devices supported

- Three programmable SCSI timers: Select/Reselect, Handshake-to-Handshake, and General Purpose. The timeout period is programmable from 100 µs to greater than 25.6 seconds
- Software for PC-based operating system support
- Support for relative jumps
- SCSI selected as ID bits for responding with multiple IDs

# 1.5.5 Flexibility

The SYM53C895 contains these flexibility features:

- Universal LVD transceivers that are backward compatible with singleended or high-power differential devices
- High level programming interface (SCSI SCRIPTS)
- Programs local memory bus flash memory
- Big/Little endian support
- Selectable 112 or 816 byte DMA FIFO for backward compatibility
- Tailored SCSI sequences execute from main system RAM or internal SCRIPTS RAM
- Flexible programming interface to tune I/O performance or to adapt to unique SCSI devices
- Support for changes in the logical I/O interface definition
- Low level access to all registers and all SCSI bus signals
- Fetch, Master, and Memory Access control pins
- Separate SCSI and system clocks
- SCSI clock quadrupler bits enable Ultra2 SCSI transfer rates with a 40 MHz SCSI clock
- Selectable IRQ pin disable bit
- Ability to route system clock to SCSI clock

# 1.5.6 Reliability

The SYM53C895 contains these reliability features:

- 2 kV ESD protection on SCSI signals
- Protection against bus reflections due to impedance mismatches
- Controlled bus assertion times (reduces RFI, improves reliability, and eases FCC certification)
- Latch-up protection greater than 150 mA
- Voltage feed through protection (minimum leakage current through SCSI pads)
- More than 25% of pins are power and ground
- Power and ground isolation of I/O pads and internal chip logic
- TolerANT technology provides:
  - Active negation of SCSI data, parity, request, and acknowledge signals for improved fast SCSI transfer rates
  - Input signal filtering on SCSI receivers improves data integrity, even in noisy cabling environments

# 1.5.7 Testability

The SYM53C895 contains these testability features:

- All SCSI signals accessible through programmed I/O
- SCSI loopback diagnostics
- SCSI bus signal continuity checking
- Support for single-step mode operation
- Test mode (AND tree) to check pin continuity to the board

# **Chapter 2 Functional Description**

This chapter provides information about three functional blocks for the SYM53C895 processor: SCSI core, DMA core, and SCRIPTS processor. Other topics include specific interfaces, modes, and various options. Chapter 2 contains these sections:

```
Section 2.1, "SCSI Core," page 2-2
```

Section 2.2, "DMA Core," page 2-2

Section 2.3, "SCRIPTS Processor," page 2-7

Section 2.4, "Prefetching SCRIPTS Instructions," page 2-8

Section 2.5, "Designing an Ultra2 SCSI System," page 2-10

Section 2.6, "SYM53C895 Interfaces," page 2-11

Section 2.7, "SYM53C895 Modes," page 2-20

Section 2.8, "Parity Options," page 2-22

Section 2.9, "Synchronous Operation," page 2-28

Section 2.10, "Interrupt Handling," page 2-32

Section 2.11, "Chained Block Moves," page 2-39

Note that LSI Logic supplies software that supports the SYM53C895 and the entire Symbios product line of SCSI processors and controllers.

# 2.1 SCSI Core

The SCSI core supports an 8-bit or 16-bit data bus. It supports Ultra2 SCSI synchronous transfer rates up to 80 Mbytes/s on a 16-bit, LVD SCSI bus. The SCSI core can be programmed with SCSI SCRIPTS, making it easy to "fine tune" the system for specific mass storage devices or SCSI-3 requirements.

The SCSI core offers low-level register access or a high-level control interface. Like first generation SCSI devices, the SYM53C895 SCSI core can be accessed as a register-oriented device. The ability to sample and/or assert any signal on the SCSI bus is useful for error recovery and diagnostic procedures. In support of loopback diagnostics, the SCSI core could perform a self-selection and operate as both an initiator and a target.

The integrated SCRIPTS processor controls the SYM53C895 SCSI core through a high-level logical interface. Commands controlling the SCSI core are fetched out of the main host memory or local memory. These commands instruct the SCSI core to transfer information, change bus phases and, in general, implement all aspects of the SCSI protocol. The SCRIPTS processor is a special high-speed processor optimized for SCSI protocol.

# 2.2 DMA Core

The DMA core is a bus master DMA device that attaches directly to the industry standard PCI Bus. The DMA core is tightly coupled to the SCSI core through the SCRIPTS processor, which supports uninterrupted scatter/gather memory operations.


The SYM53C895 supports 32-bit memory and automatically supports misaligned DMA transfers. A 112 or 816 byte FIFO allows the SYM53C895 to support 2, 4, 8, 16, 32, 64, or 128 dword bursts across the PCI bus interface.

## 2.2.1 DMA FIFO

The DMA FIFO is 4-bytes wide and 28 or 204 transfers deep. The DMA FIFO is illustrated in Figure 2.1. To assure compatibility with older products in the SYM53C8XX family, the user may set the DMA FIFO size to 112 bytes by clearing the DMA FIFO Size bit, bit 5 in the Chip Test Five (CTEST5) register.

The 816-byte FIFO size is related to the SYM53C895 FIFO architecture. It does not reflect any specific system design parameters or expectations.

Figure 2.1 DMA FIFO Sections



## 2.2.1.1 Data Paths

The data path through the SYM53C895 is dependent on whether data is being moved into or out of the chip. It also depends on whether SCSI data is being transferred asynchronously or synchronously.

DMA Core 2-3

Figure 2.2 shows how data is moved to/from the SCSI bus in each of the different modes. To determine if any bytes remain in the data path when the chip halts an operation, follow the detailed instructions in the next sections.

**Asynchronous SCSI Send** – Follow these steps for asynchronous SCSI send operations:

# Step 1. To calculate DMA FIFO size:

If the DMA FIFO size is set to 112 bytes, look at the DMA FIFO (DFIFO) and DMA Byte Counter (DBC) registers and calculate if there are bytes left in the DMA FIFO. To make this calculation, subtract the seven least significant bits of the DBC register from the 7-bit value of the DFIFO register. AND the result with 0x7F for a byte count between zero and 112.

If the DMA FIFO size is set to 816 bytes (using bit 5 of the Chip Test Five (CTEST5) register), subtract the 10 least significant bits of the DMA Byte Counter (DBC) register from the 10-bit value of the DMA FIFO Byte Offset Counter, which consists of bits [1:0] in the CTEST5 register and bits [7:0] of the DMA FIFO register. AND the result with 0x3FF for a byte count between 0 and 816.

Step 2. To determine if any bytes are left in the SCSI Output Data Latch (SODL) register, read bit 5 in the SCSI Status Zero (SSTAT0) and SCSI Status Two (SSTAT2) registers.

If bit 5 is set in the SSTAT0 or SSTAT2, then the least significant byte or the most significant byte in the SODL register is full, respectively. Checking this bit also reveals bytes left in the SODL register from a Chained Move operation with an odd byte count.

**Synchronous SCSI Send** – Follow these steps for synchronous SCSI send:

# Step 1. To calculate DMA FIFO size:

If the DMA FIFO size is set to 112 bytes, look at the DMA FIFO (DFIFO) and DMA Byte Counter (DBC) registers and calculate if there are bytes left in the DMA FIFO. To make this calculation,

subtract the seven least significant bits of the DBC register from the 7-bit value of the DFIFO register. AND the result with 0x7F for a byte count between zero and 112.

If the DMA FIFO size is set to 816 bytes (using bit 5 of the CTEST5 register), subtract the 10 least significant bits of the DBC register from the 10-bit value of the DMA FIFO Byte Offset Counter, which consists of bits [1:0] in the CTEST5 register and bits [7:0] of the DMA FIFO register. AND the result with 0x3FF for a byte count between 0 and 816.

Step 2. To determine if any bytes are left in the SCSI Output Data Latch (SODL) register, read bit 5 in the SCSI Status Zero (SSTAT0) and SCSI Status Two (SSTAT2) registers.

If bit 5 is set in the SSTAT0 or SSTAT2, then the least significant byte or the most significant byte in the SODL register is full, respectively. Checking this bit also reveals bytes left in the SODL register from a Chained Move operation with an odd byte count.

Step 3. To determine if any bytes are left in the SODR register (a hidden buffer register which is not accessible), read bit 6 in the SSTAT0 and SSTAT2 registers.

If bit 6 is set in the SSTAT0 or SSTAT2, then the least significant byte or the most significant byte in the SODR register is full.

**Asynchronous SCSI Receive** – Follow these steps for asynchronous SCSI receive:

### Step 1. To calculate DMA FIFO size:

If the DMA FIFO size is set to 112 bytes, look at the DMA FIFO (DFIFO) and DMA Byte Counter (DBC) registers and calculate if there are bytes left in the DMA FIFO. To make this calculation, subtract the seven least significant bits of the DBC register from the 7-bit value of the DFIFO register. AND the result with 0x7F for a byte count between 0 and 112.

If the DMA FIFO size is set to 816 bytes (using bit 5 of the Chip Test Five (CTEST5) register), subtract the 10 least significant bits of the DBC register from the 10-bit value of the DMA FIFO Byte Offset Counter, which consists of bits [1:0] in the CTEST5 register and bits [7:0] of the DMA FIFO register. AND the result with 0x3FF for a byte count between 0 and 816.

DMA Core 2-5

- Step 2. To determine if any bytes are left in the SCSI Input Data Latch (SIDL) register, read bit 7 in the SSTAT0 and SSTAT2 register. If bit 7 is set in the SSTAT0 or SSTAT2, then the least significant byte or the most significant byte is full.
- Step 3. To determine whether a byte is left in the SCSI Wide Residue (SWIDE) register, read the Wide SCSI Receive bit (SCSI Control Two (SCNTL2), bit 0) Synchronous SCSI Receive.

This applies toward any wide transfers that have been performed using the Chained Move instruction,

Follow these steps for synchronous SCSI receive:

Step 1. To calculate DMA FIFO size:

If the DMA FIFO size is set to 112 bytes, subtract the seven least significant bits of the DMA Byte Counter (DBC) register from the 7-bit value of the DMA FIFO (DFIFO) register. AND the result with 0x7F for a byte count between 0 and 112.

If the DMA FIFO size is set to 816 bytes (using bit 5 of the Chip Test Five (CTEST5 register), subtract the 10 least significant bits of the DBC register from the 10-bit value of the DMA FIFO Byte Offset Counter, which consists of bits 1-0 in the CTEST5 register and bits [7:0] of the DMA FIFO register. AND the result with 0x3FF for a byte count between 0 and 816.

- Step 2. Read bits [7:4] of the SCSI Status One (SSTAT1) register and bit 4 of the SCSI Status Two (SSTAT2) register, the binary representation of the number of valid bytes in the SCSI FIFO, to determine if any bytes are left in the SCSI FIFO.
- Step 3. To determine whether a byte is left in the SCSI Wide Residue (SWIDE) register, read the Wide SCSI Receive bit (SCSI Control Two (SCNTL2, bit 0) SYM53C895 Host Interface Data Paths.

This applies toward any wide transfers that have been performed using the Chained Move instruction.

**Asynchronous Asynchronous Synchronous Synchronous SCSI** Receive SCSI Send **SCSI** Receive SCSI Send PCI Interface PCI Interface PCI Interface **PCI** Interface **DMA FIFO DMA FIFO** DMA FIFO DMA FIFO (32 Bits × 28 (32 Bits × 28 (32 Bits × 28 (32 Bits × 28 or 204) or 204) or 204) or 204) SWIDE Register SWIDE Register SIDL Register SIDL Register SODL Register SODL Register SODR Interface SCSI Interface SCSI Interface SCSI Interface SCSI Interface

Figure 2.2 SYM53C895 Host Interface SCSI Datapath

# 2.3 SCRIPTS Processor

The SCSI SCRIPTS processor allows both DMA and SCSI commands to be fetched from host memory or internal SCRIPTS RAM. Algorithms written in SCSI SCRIPTS control the actions of the SCSI and DMA cores and are executed from 32-bit system RAM or internal SCRIPTS RAM. The SCRIPTS processor executes complex SCSI bus sequences independently of the host CPU.

The SCRIPTS processor can begin a SCSI I/O operation in approximately 500 ns. Algorithms may be designed to tune SCSI bus performance to adjust to new bus device types (such as scanners, communication gateways, etc.), or to incorporate changes in the SCSI-2 or SCSI-3 logical bus definitions without sacrificing I/O performance. SCSI SCRIPTS are hardware independent, so they can be used interchangeably on any host or CPU system bus.

SCRIPTS Processor 2-7

# 2.3.1 Internal SCRIPTS RAM

The SYM53C895 has 4 Kbytes (1024 x 32 bits) of internal, general purpose RAM. The RAM is designed for SCRIPTS program storage, but is not limited to this type of information. When the chip fetches SCRIPTS instructions or Table Indirect information from the internal RAM, these fetches remain internal to the chip and do not use the PCI bus. Other types of access to the RAM by the SYM53C895 use the PCI bus as if they were external accesses. The MAD5 pin enables the 4 Kbytes internal RAM, when it is connected to  $V_{DD}$  through a 4.7  $K\Omega$  resistor. To disable the internal RAM, connect a 4.7  $K\Omega$  resistor between the MAD5 pin and  $V_{SS}$ .

The PCI system BIOS can relocate the RAM anywhere in a 32-bit address space. The RAM Base Address register in PCI configuration space contains the base address of the internal RAM. This register is similar to the ROM Base Address register in PCI configuration space. To simplify loading of SCRIPTS instructions, the base address of the RAM appears in the SCRATCHB register when bit 3 of the CTEST2 register is set. The RAM is byte-accessible from the PCI bus and is visible to any bus-mastering device on the bus. External accesses to the RAM (that is, by the CPU) follow the same timing sequence as a standard slave register access, except that the target wait states required drops from 5 to 3.

A complete set of development tools is available for writing custom drivers with SCSI SCRIPTS. For more information on the SCSI SCRIPTS instructions supported by the SYM53C895, see Chapter 6, SCSI SCRIPTS Instruction Set.

# 2.4 Prefetching SCRIPTS Instructions

To enable the prefetch logic, set the Prefetch Enable bit in the DCNTL register. After doing so, the prefetch logic in the SYM53C895 fetches 8 dwords of instructions. The prefetch logic automatically determines the maximum burst size that it can perform, based on the burst length as determined by the values in the DMODE register. If the burst size is less than four dwords, the SYM53C895 performs normal instruction fetches. While the SYM53C895 is prefetching SCRIPTS instructions, the PCI

Cache Line Size register value does not have any effect and the Memory Read Line, Memory Read Multiple, and Memory Write and Invalidate commands are not used.

The SYM53C895 may flush the contents of the prefetch buffer under certain conditions, listed below, to ensure that the chip always operates from the most current version of the software. When one of these conditions apply, the contents of the prefetch buffer are flushed automatically.

1. On every Memory Move instruction.

The Memory Move instruction is often used to place modified code directly into memory. To make sure that the chip executes all recent modifications, the prefetch buffer flushes its contents and loads the modified code every time an instruction is issued. To avoid inadvertently flushing the prefetch buffer contents, use the No Flush option for all Memory Move operations that do not modify code within the next 8 dwords. For more information on this instruction, refer to Chapter 6.

2. On every Store instruction.

The Store instruction may also be used to place modified code directly into memory. To avoid inadvertently flushing the prefetch buffer contents, use the No Flush option for all Store operations that do not modify code within the next 8 dwords.

- 3. On every write to the DSP.
- 4. On all Transfer Control instructions.

When the transfer conditions are met, the prefetch buffer is flushed. This is necessary because the next instruction to be executed is not the sequential next instruction in the prefetch buffer.

5. Prefetch Flush bit (DCNTL bit 6) is set.

The buffer flushes whenever this bit is set. The bit is self-clearing.

# 2.4.1 Op Code Fetch Burst Capability

Setting the Burst Op Code Fetch Enable bit in the DMODE register (0x38) causes the SYM53C895 to burst in the first two dwords of all instruction fetches. If the instruction is a Memory to Memory move, the third dword is accessed in a separate ownership. If the instruction is an

indirect type, the additional dword is accessed in a subsequent bus ownership. If the instruction is a table indirect block move, the SYM53C895 uses two accesses to obtain the four dwords required, in two bursts of two dwords each.

Note: This feature only works if prefetching is disabled.

# 2.5 Designing an Ultra2 SCSI System

Since Ultra2 SCSI is based on existing SCSI standards, it can use existing driver programs as long as the software is able to negotiate for Ultra2 SCSI synchronous transfer rates. Additional software modifications may be needed to take advantage of the new features in the SYM53C895.

In the area of hardware, LVD SCSI is required to achieve Ultra2 SCSI transfer rates and to support the longer cable and additional devices on the bus. All devices on the bus must have LVD SCSI to guarantee Ultra2 SCSI transfer rates. For additional information on Ultra2 SCSI, refer to the SPI-2 working document which is available from the SCSI BBS referenced at the beginning of this manual. Chapter 7, Electrical Characteristics contains Ultra2 SCSI timing information. In addition to the guidelines in the draft standard, make the following software and hardware adjustments to accommodate Ultra2 SCSI transfers:

- Step 1. Set the Ultra Enable bit, bit 7 in the SCNTL3 register, to enable Ultra2 SCSI transfers.
- Step 2. Set the TolerANT Enable bit, bit 7 in the STEST3 register, whenever the Ultra Enable bit is set.
- Step 3. Do not extend the SREQ/SACK filtering period with STEST2 bit 1. When the Ultra Enable bit is set, the filtering period is fixed at 8 ns for Ultra2 SCSI or 15 ns for Ultra SCSI, regardless of the value of the SREQ/SACK Filtering bit.
- Step 4. Use the SCSI clock quadrupler.

## 2.5.1 Using the SCSI Clock Quadrupler

The SYM53C895 can quadruple the frequency of a 40 MHz SCSI clock, allowing the system to perform Ultra2 SCSI transfers. This option is user-selectable with bit settings in the STEST1, STEST3, and SCNTL3 registers. At power-on or reset, the quadrupler is disabled and powered down. Follow these steps to use the clock quadrupler:

- Step 1. Set the SCLK Quadrupler Enable bit (STEST1, bit 3).
- Step 2. Poll bit 5 of the STEST4 register. The SYM53C895 sets this bit as soon as it locks in the 160 MHz frequency. The frequency lockup takes approximately 100 microseconds.
- Step 3. Halt the SCSI clock by setting the Halt SCSI Clock bit (STEST3, bit 5).
- Step 4. Set the clock conversion factor using the SCF (bits [6:4]) and CCF (bits [2:0]) fields in the SCNTL3 register.
- Step 5. Set the SCLK Quadrupler Select bit (STEST1, bit 2).
- Step 6. Clear the Halt SCSI Clock bit (STEST3, bit 5).

## 2.6 SYM53C895 Interfaces

This section contains information about:

- Parallel ROM Interfaces
- Serial EEPROM Interfaces
- SCSI Bus Interfaces

## 2.6.1 Parallel ROM Interface

The SYM53C895 supports up to one megabyte of external memory in binary increments from 16 Kbytes, to allow the use of expansion ROM for add-in PCI cards. The device also supports flash ROM updates through the add-in interface and the GPIO4 pin (used to control  $V_{PP}$  which is the power supply for programming external memory). This interface is designed for low-speed operations such as downloading instruction code from ROM; it is not intended for dynamic activities such as executing instructions.

System requirements include the SYM53C895, two or three external 8-bit address holding registers (HCT273 or HCT374), and the appropriate memory device. The 4.7 K $\Omega$  resistors on the Memory Address/Data (MAD) bus require use of HC or HCT external components. If in-system flash ROM updates are required, a 7406 inverter (high voltage open collector inverter), an MTD4P05, and several passive components are also needed. The memory size and speed is determined by pull-up/pull-down configuration on the 8-bit bidirectional memory bus at power up. The SYM53C895 senses this bus shortly after the release of the Reset signal and configures the ROM Base Address register and the memory cycle state machines for the appropriate conditions.

The SYM53C895 supports a variety of sizes and speeds of expansion ROM, using pull-up and pull-down resistors on the MAD[3:0]) pins. Pins MAD[3:1] allow the user to define how much external memory is available to the SYM53C895. Table 2.1 shows the memory space associated with the possible values of MAD[3:1]. The MAD[3:1] pins are fully defined in Chapter 4, Signal Descriptions Appendix B, External Memory Interface Diagram Examples shows an example set of interface drawings.

Table 2.1 External Memory Support

MAD[3:1]	Available Memory Space	
0b000	16 Kbytes	
0b001	32 Kbytes	
0b010	64 Kbytes	
0b011	128 Kbytes	
0b100	256 Kbytes	
0b101	512 Kbytes	
0b110	1024 Kbytes	
0b111	No external memory present	

To use one of the configurations mentioned above in a host adapter board design, put 4.7 K $\Omega$  pull-up and pull-down resistors on the appropriate MAD pins, corresponding to the available memory space. For

example, to connect to a 32 Kbytes external ROM, use pull-downs on MAD(3) and MAD(2) and a pull-up on MAD(1).

Note: The SYM53C875 contains internal pull-ups on the MAD bus. The SYM53C895 requires external resistors to pull up the MAD bus to  $V_{\rm ND}$ .

The SYM53C895 allows the system to determine the size of the available external memory using the Expansion ROM Base Address register in the PCI configuration space. For more information on how this works, refer to the PCI specification or the Expansion ROM Base Address register description in Chapter 5, Registers.

MAD(0) is the slow ROM pin. When pulled down, it enables two extra clock cycles of data access time, which allows use of slower memory devices.

The external memory interface also supports updates to flash memory. The 12-volt power supply for flash memory, V<sub>PP</sub> is enabled and disabled with the GPIO4 pin and the GPIO4 control bit. For more information on the GPIO4 pin, refer to Chapter 4, Signal Descriptions.

#### 2.6.2 Serial EEPROM Interface

The SYM53C895 implements an interface that allows attachment of a serial EEPROM device to the GPIO0 and GPIO1 pins. Four different modes of operation are possible; each one relates to different values for the serial EEPROM interface, the Subsystem ID Register, and the Subsystem Vendor ID register. The modes are programmable through the MAD6 and MAD7 pins, which are sampled at power-up or hard reset.

## 2.6.2.1 Mode A: 4.7 K $\Omega$ Pull-ups on MAD6 and MAD7

In this mode, GPIO0 is the serial data signal (SDA) and GPIO1 is the serial clock signal (SCL). Certain data in the serial EEPROM is automatically loaded into chip registers at power-up or hard reset.

The format of the serial EEPROM data is defined in Table 2.2. If the EEPROM is not present, or the checksum fails, the Subsystem ID and Subsystem Vendor ID registers read back all zeroes. At power-up or hard reset, only five bytes are loaded into the chip from locations 0x00 through 0x04.

Table 2.2 Mode A Serial EEPROM Data Format

Byte	Description
0x00	Subsystem Vendor ID, LSB. This byte is loaded into the least significant byte of the Subsystem Vendor ID register in PCI configuration space at chip power-up or hard reset.
0x01	Subsystem Vendor ID, MSB. This byte is loaded into the most significant byte of the Subsystem Vendor ID register in PCI configuration space at chip power-up or hard reset.
0x02	Subsystem ID, LSB. This byte is loaded into the least significant byte of the Subsystem ID register in PCI configuration space at chip power-up or hard reset.
0x03	Subsystem ID, MSB. This byte is loaded into the most significant byte of the Subsystem ID register in PCI configuration space at chip power-up or hard reset.
0x04	Checksum. This 8-bit checksum is formed by adding, bytewise, each byte contained in locations 0x00–0x03 to the seed value 0x55, and then taking the 2's compliment of the result.
0x05-0xFF	Reserved.
0x100-EOM	Contains user data.

## 2.6.2.2 Mode B: 4.7 K $\Omega$ Pull-down on MAD6, and 4.7 K $\Omega$ Pull-up on MAD7

In this mode, GPIO0 and GPIO1 are each defined as either the Serial Data Signal (SDA) or the Serial Clock Signal (SCL), since both pins are controlled through software.

No data is automatically loaded into chip registers at power-up or hard reset. The Subsystem ID register and Subsystem Vendor ID registers are read/write, in violation of the PCI specification, with a default value of all zeroes.

#### 2.6.2.3 Mode C: 4.7 K $\Omega$ Pull-downs on MAD6 and MAD7

In this mode, GPIO1 is the Serial Data Signal (SDA) and GPIO0 is the Serial Clock Signal (SCL). Certain data in the serial EEPROM is automatically loaded into chip registers at power-up or hard reset.

The format of the serial EEPROM data is defined in Table 2.3. If the EEPROM is not present, or the checksum fails, the Subsystem ID and Subsystem Vendor ID registers read back all zeroes. At power-up or hard reset, only five bytes are loaded into the chip from locations 0xFB through 0xFF.

Table 2.3 Mode C Serial EEPROM Data Format

Byte	Description
0x00-0xFA	Contains user data.
0xFB	Subsystem Vendor ID, LSB. This byte is loaded into the least significant byte of the Subsystem Vendor ID register in PCI configuration space at chip power-up or hard reset.
0xFC	Subsystem Vendor ID, MSB. This byte is loaded into the most significant byte of the Subsystem Vendor ID register in PCI configuration space at chip power-up or hard reset.
0xFD	Subsystem ID, LSB. This byte is loaded into the least significant byte of the Subsystem ID register in PCI configuration space at chip power-up or hard reset.
0xFE	Subsystem ID, MSB. This byte is loaded into the most significant byte of the Subsystem ID register in PCI configuration space at chip power-up or hard reset.
0xFF	Checksum. This 8-bit checksum is formed by adding, bytewise, each byte contained in locations 0xFB–0xFE to the seed value 0x55, and then taking the 2's compliment of the result.
0x100-EOM	Contains user data.

#### 2.6.2.4 Mode D: 4.7 K $\Omega$ Pull-up on MAD6, and 4.7 K $\Omega$ Pull-down on MAD7

This is a reserved mode and should not be used.

#### 2.6.3 SCSI Bus Interface

The SYM53C895 performs SE and LVD transfers, and supports traditional (high-power) differential operation when the chip is connected to external high-power differential transceivers.

To support LVD SCSI, all SCSI data and control signals have a positive and a negative signal line, as in high voltage differential. In SE and HVD operation, the negative signals perform the SCSI data and control

function. In HVD mode, the positive signals provide directional control and in SE mode they are virtual ground drivers. TolerANT technology provides signal filtering at the inputs of SREQ/ and SACK/ to increase immunity to signal reflections.

#### 2.6.3.1 LVD Link Technology

To support greater device connectivity and a longer SCSI cable, the SYM53C895 features LVD Link technology, which is the LSI Logic implementation of LVD SCSI. LVD Link transceivers provide the inherent reliability of differential SCSI and a long-term migration path of faster SCSI transfer rates.

LVD Link technology is based on current drive; its low output current reduces the power needed to drive the SCSI bus, so that the I/O drivers can be integrated directly onto the chip. This reduces the cost and complexity compared to traditional (high power) differential designs. LVD Link lowers the amplitude of noise reflections and allows higher transmission frequencies.

The Symbios LVD Link transceivers operate in LVD and SE modes. They allow the chip to detect a high voltage differential signal when the chip is connected to external high voltage differential transceivers. The SYM53C895 automatically detects which type of signal is connected, based on voltage detected by the DIFFSENS pin. Bits 7 and 6 of the STEST4 register contain the encoded value for the type of signal that is detected (LVD, SE, or high voltage differential). Refer to the STEST4 register description for encoding and other bit information.

## 2.6.3.2 High Voltage Differential Mode (HVD)

To maintain backward compatibility with legacy systems, the SYM53C895 can operate in HVD Mode (when the chip is connected to external differential transceivers). In high voltage differential mode, the SD+ [15:0], SDP+ [1:0], REQ+, ACK+, RST+, BSY+, and SEL+ signals control the direction of external differential-pair transceivers. The SYM53C895 is placed in differential mode by setting the DIF bit, bit 5 of the STEST2 register (0x4E). Setting this bit 3-states the BSY-, SEL-, and RST- pads so they can be used as pure input pins. In addition to the standard SCSI lines, the SYM53C895 uses these signals during high voltage differential operation as shown in Table 2.4:

Table 2.4 High Voltage Differential Operation

Signal	Function
BSY+, SEL+, RST+	Active high signals used to enable the differential drivers as outputs for SCSI signals BSY-, SEL-, and RST-, respectively
SD+[15:0], SDP+[1:0]	Active high signals used to control direction of the differential drivers for SCSI data and parity lines, respectively
ACK+	Active high signal used to control direction of the differential driver for initiator group signals ATN- and ACK-
REQ+	Active high signal used to control direction of the differential drivers for target group signals MSG-, C/D-, I/O- and REQ/-
DIFFSENS	Input to the SYM53C895 used to detect the voltage level of a SCSI signal to determine whether it is a SE, LVD, or HVD signal. The result is displayed in STEST4 bits [7:6].

In the differential wiring diagram example shown in Figure 2.7, the SYM53C895 is connected to the TI SN75976A2 differential transceiver for Ultra SCSI operation. The recommended value of the pull-up resistor on the REQ-, ACK-, MSG-, C/D-, I/O-, ATN-, SD[7:0]-, and SDP0-lines is 680  $\Omega$  when the Active Negation portion of Symbios TolerANT technology is not enabled. When TolerANT is enabled, the recommended resistor value on the REQ-, ACK-, SD[7:0]-, and SDP0- signals is 1.5 K $\Omega$ . The electrical characteristics of these pins change when TolerANT is enabled, permitting a higher resistor value.

To interface the SYM53C895 to the SN75976A2, connect the positive pins in the SCSI LVD pair of the SYM53C895 directly to the transceiver enables (nDE/RE/). These signals control the direction of the channels on the SN75976A2.

The SCSI bidirectional control and data pins (SD[7:0]– SDP0–, REQ–, ACK–, MSG–, I\_O–, C\_D–, and ATN–) of the SYM53C895 connect to the bidirectional data pins (nA) of the SN75976A2 with a pull-up resistor. The pull-up value should be no lower than the transceiver  $I_{OL}$  can tolerate, but not so high as to cause RC timing problems. The three remaining pins, SEL–, BSY–, and RST–, are connected to the SN75976A2 with a

pull-down resistor. The pull-down resistors are required when the pins (nA) of the SN75976A2 are configured as inputs. When the data pins are inputs, the resistors provide a bias voltage to both the SYM53C895 pins (SEL-, BSY-, and RST-) and the SN75976A2 data pins. Because the SEL-, BSY-, and RST- pins on the SYM53C895 are inputs only, this configuration allows for the SEL-, BSY-, and RST- SCSI signals to be asserted on the SCSI bus. The differential pairs on the SCSI bus are reversed when connected to the SN75976A2, due to the active low nature of the SCSI bus.

**8-bit/16-bit SCSI** and the High Voltage Differential Interface – In an 8-bit SCSI bus, the SD[15:8] pins on the SYM53C895 should be pulled up with a 1.5 K $\Omega$  resistor or terminated like the rest of the SCSI bus lines. This is very important, as errors may occur during reselection if these lines are left floating.

Schottky Diode **DIFFSENS** DIFFSENS (pin 21) VDD SYM53C8XX SSEL+ SBSY+  $1.5~\text{K}\Omega$ SN75976A2 SRST+ CDE0 CDE1 -SSEL (42) CDE2 1B+ SSEL-+SSEL (41) **BSR** 1B-SBSY-1.5 KΩ -SBSY (34) CRE/ 2B+ SRST-+SBSY (33) 2B-SSEL -SRST (38) 1A 3B+ SSEL+ +SRST (37) 1DE/RE/ 3B-SBSY -SREQ (46) VDD **VDD** 4B+ SBSY+ +SREQ (45) 2DE/RE/ SREQ-4B-SRST -SACK (36) ЗА 5B+ SRST+ 1.5 KΩ +SACK (35) 3DE/RE/ 5B-REQ/ 4A -SMSG (40) SACK-6B+ 4DE/RE/ +SMSG (39) SACK-6B-5A -SC D (44) 7B+ 5DE/RE/ +SC\_D (43) SMSG-SMSG-7B-SCD-VDD -SI O (48) 8B+ 6DE/RE/ SIO-+SI\_O (47) SCD-8B-7A SATN-1.5 KΩ -SATN (30) 9B+ 7DE/RE/ +SATN (29) SIO-9B-88 SREQ+ 8DE/RE/ SATN-SCSI SACK+ 9DE/RE/ Bus VDD SD[8:15]+ Float SDP1+ Float  $1.5~\mathrm{K}\Omega$ SN75976A SD[8:15]-SDP1-**DIFFSENS** CDE0 CDE1 -SD0 (4) 1B+ CDE2 +SD0 (3) 1B-**VDD BSR** -SD1 (6) 2B+ SDP0+ CRE/ +SD1 (5) 1.5 KΩ 2B-SD7+ -SD2 (8) 3B+ SD0-SD6+ +SD2 (7) 3B-SD0+ SD5+ 1DE/RE/ -SD3 (10) 4B+ SD1-SD4+ 2A +SD3 (9) 4B-SD1+ SD3+ 2DE/RE/ -SD4 (12) 5B+ SD2-SD2+ 3A +SD4 (11) 5B-SD1+ SD2+ 3DE/RE/ -SD5 (14) SD3-SD0+ 6B+ 4A +SD5 (13) SD3+ 6B-4DE/RE/ -SD6 (16) SD4-7B+ 5A SDP0-SD4+ +SD6 (15) 7B-5DE/RE/ SD7-SD5--SD7 (18) 8B+ 6A +SD7 (17) SD6-SD5+ 6DE/RE/ 8B-SD6--SDP (20) SD5-9B+ 7A +SDP (19) SD6+ SD4-9B-7DE/RE/ SD7-SD3-8A SD7+ SD2-8DE/RE/ SDP0

94

9DE/RE

SDP0+

DIFFSENS

Figure 2.3 8-Bit High Voltage Differential Wiring Diagram for Ultra2 SCSI

SD1-

SD0-

**DIFFSENS** 

## 2.7 SYM53C895 Modes

This section provides information about:

- PCI Cache Mode
- Big and Little Endian Modes
- Loopback Mode

#### 2.7.1 PCI Cache Mode

The SYM53C895 supports the PCI specification for an 8-bit Cache Line Size register located in PCI configuration space. The Cache Line Size register provides the ability to sense and react to nonaligned addresses corresponding to cache line boundaries. In conjunction with the Cache Line Size register, the PCI commands Read Line, Read Multiple, and Write and Invalidate are each software enabled or disabled to allow the user full flexibility in using these commands. For more information on PCI cache mode operations, refer to Chapter 3, "PCI Functional Description."

## 2.7.2 Big and Little Endian Modes

The SYM53C895 supports both big and little endian byte ordering through pin selection. In big endian mode, the first byte of an aligned SCSI to PCI transfer is routed to lane three and successive transfers are routed to descending lanes. This mode of operation also applies to data transfers over the add-in ROM interface. The byte of data accessed at memory location 0x0000 is routed to lane three, and the data at location 0x0003 is routed to byte lane 0. In little endian mode, the first byte of an aligned SCSI to PCI transfer is routed to lane zero and successive transfers are routed to ascending lanes. This mode of operation also applies to the add-in ROM interface. The byte of data accessed at memory location 0x0000 is routed to lane zero, and the data at memory location 0x0003 is routed to byte lane 3.

The BIG\_LIT pin gives the SYM53C895 the flexibility of operating with either big or little endian byte orientation. Internally, in either mode, the actual byte lanes of the DMA FIFO and registers are not modified. The SYM53C895 supports slave accesses in big or little endian mode.

When a dword is accessed, no repositioning of the individual bytes is necessary since dwords are addressed by the address of the least significant byte. SCRIPTS always uses dwords in 32-bit systems, so compatibility is maintained between systems using different byte orientations. When less than a dword is accessed, individual bytes must be repositioned. Internally, the SYM53C895 adjusts the byte control logic of the DMA FIFO and register decodes to access the appropriate byte lanes. The registers always appear on the same byte lane, but the address of the register is repositioned.

Big and little endian mode selection has the most effect on individual byte access. Internally, the SYM53C895 adjusts the byte control logic of the DMA FIFO and register decodes to enable the appropriate byte lane. The registers always appear on the same byte lane, but the address of the register is repositioned.

Data to be transferred between system memory and the SCSI bus always starts at address zero and continues through address 'n'. No byte ordering exists in the chip. The first byte in from the SCSI bus goes to address 0, the second to address 1, etc. Going out onto the SCSI bus, address zero is the first byte out on the SCSI bus, address 1 is the second byte, etc. The only difference is that in a little endian system, address 0 is on byte lane 0, and in big endian mode address 0 is on byte lane 3.

Correct SCRIPTS are generated if the SCRIPTS compiler is run on a system that has the same byte ordering as the target system. Any SCRIPTS patching in memory must patch the instruction with the byte ordering that the SCRIPTS processor expects.

Software drivers for the SYM53C895 should access registers by their logical name (that is, SCNTL0) rather than by their address. The logical name should be equated to the register big endian address in big endian mode (SCNTL0 = 0x03), and its little endian address in little endian mode (SCNTL0 = 0x00). In this way, no change occurs to the software when moving from one mode to the other; only the equate statement setting the operating modes needs to be changed.

Addressing of registers from within a SCRIPTS instruction is independent of bus mode. Internally, the SYM53C895 always operates in little endian mode.

SYM53C895 Modes 2-21

## 2.7.3 Loopback Mode

The SYM53C895 loopback mode allows testing of both initiator and target functions and, in effect, lets the chip communicate with itself. When the Loopback Enable bit is set in the STEST1 register, the SYM53C895 allows control of all SCSI signals, whether the SYM53C895 is operating in initiator or target mode. For more information on this mode of operation, refer to the *Symbios SYM53C8XX PCI-SCSI I/O Processors Programming Guide*.

# 2.8 Parity Options

The SYM53C895 implements a flexible parity scheme that allows control of the parity sense, allows parity checking to be turned on or off, and has the ability to deliberately send a byte with bad parity over the SCSI bus to test parity error recovery procedures. Table 2.5 defines the bits that are involved in parity control and observation. Table 2.6 describes the parity control function of the Enable Parity Checking and Assert SCSI Even Parity bits in the SCSI Control Zero (SCNTL0) register. Table 2.7 describes the options available when a parity error occurs.

Table 2.5 Bits Used for Parity Control and Generation

Blt Name	Location	Description
Assert SATN/ on Parity Errors	SCSI Control Zero (SCNTL0), Bit 1	Causes the SYM53C895 to automatically assert SATN/ when it detects a parity error while operating as an initiator.
Enable Parity Checking	SCSI Control Zero (SCNTL0), Bit 3	Enables the SYM53C895 to check for parity errors. The SYM53C895 checks for odd parity.
Assert Even SCSI Parity	SCSI Control One (SCNTL1), Bit 2	Determines the SCSI parity sense generated by the SYM53C895 to the SCSI bus.
Disable Halt on SATN/ or a Parity Error (Target Mode Only)	SCSI Control One (SCNTL1), Bit 5	Causes the SYM53C895 not to halt operations when a parity error is detected in target mode.
Enable Parity Error Interrupt	SCSI Interrupt Enable Zero (SIEN0), Bit 0	Determines whether the SYM53C895 generates an interrupt when it detects a SCSI parity error.
Parity Error	SCSI Interrupt Status Zero (SIST0), Bit 0	This status bit is set whenever the SYM53C895 has detected a parity error on the SCSI bus.

Table 2.5 Bits Used for Parity Control and Generation (Cont.)

Blt Name	Location	Description
Status of SCSI Parity Signal	SCSI Status Zero (SSTAT0), Bit 0	This status bit represents the active high current state of the SCSI SDP0 parity signal.
SCSI SDP1 Signal	SCSI Status Two (SSTAT2), Bit 0	This bit represents the active high current state of the SCSI SDP1 parity signal.
Latched SCSI Parity	SCSI Status Two (SSTAT 2), Bit 3 SCSI Status One (SSTAT1), Bit 3	These bits reflect the SCSI odd parity signal corresponding to the data latched into the SCSI input Data Latch (SIDL) register
Master Parity Error Enable	Chip Test Four (CTEST4), Bit 3	Enables parity checking during master data phases.
Master Data Parity Error	DMA STatus (DSTAT), Bit 6	Set when the SYM53C895 as a master detects that a target device has signalled a parity error during a data phase.
Master Data Parity Error Interrupt Enable	DMA Interrupt Enable (DIEN), Bit 6	By clearing this bit, a Master Data Parity Error does not cause IRQ/ to be asserted, but the status bit is set in the DMA Status (DSTAT) register.
Enable Parity Error Response	Command, Bit 6	Parity checking and parity error reporting are enabled on the PCI bus.

Table 2.6 **SCSI Parity Control** 

EPC <sup>1</sup>	AESP <sup>1</sup>	Description	
0	0	Does not check for parity errors. Parity is generated when sending SCSI data. Asserts odd parity when sending SCSI data.	
0	1	Does not check for parity errors. Parity is generated when sending SCSI data. Asserts even parity when sending SCSI data.	
12	0	Checks for odd parity on SCSI data received. Parity is generated when sending SCSI data. Asserts odd parity when sending SCSI data.	
1	1	Checks for odd parity on SCSI data received. Parity is generated when sending SCSI data. Asserts even parity when sending SCSI data.	

1. Key:

EPC = Enable Parity Checking (bit 3 SCSI Control Zero (SCNTL0)) ASEP = Assert SCSI Even Parity (bit 2 SCSI Control One (SCNTL1))

2. This table only applies when the Enable Parity Checking bit is set.(SCNTL0)

Parity Options 2-23

Table 2.7 SCSI Parity Errors and Interrupts

DHP <sup>1</sup>	PAR	Description	
0	0	Halts when a parity error occurs in target or initiator mode and does <b>not</b> generate an interrupt.	
0	1	Halts when a parity error occurs in target mode and generates an interrupt in target or initiator mode.	
1	0	Does not halt in target mode when a parity error occurs until the end of the transfer. An interrupt is not generated.	
1	1	Does not halt in target mode when a parity error occurs until the end of the transfer. An interrupt is generated.	

Key: DHP = Disable Halt on SATN/ or Parity Error (bit 5 SCSI Control One (SCNTL1))
 PAR = Parity Error (bit 0 SCSI Interrupt Enable Zero (SIEN0))

#### 2.8.1 SCSI Termination


The terminator networks provide the biasing needed to pull signals to an inactive voltage level. They also match the impedance seen at the end of the cable with the characteristic impedance of the cable. Terminators must be installed at the extreme ends of the SCSI chain, and only at the ends. No system should ever have more or less than two terminators installed and active. SCSI host adapters should provide a means of accommodating terminators. The terminators should be socketed, so that if not needed they can be removed, or there should be a means of disabling them with software.

Single-ended cables can use a 220  $\Omega$  pull-up to the terminator power supply (Term-Power) line and a 330  $\Omega$  pull-down to Ground. Due to the high-performance nature of the SYM53C895, Regulated (or Active) termination is recommended. Figure 2.4 shows a Unitrode active terminator. For additional information, refer to the SCSI-2 Specification. TolerANT active negation can be used with either termination network.

For information on terminators that support LVD, refer to the SPI-2 draft standard.

Note: When using the SYM53C895 in a design with an 8-bit SCSI bus, all 16 data lines still must be terminated or pulled high.

Figure 2.4 Regulated Termination for Ultra2 SCSI



- DIFF SENSE connects to the SCSI bus DIFFsense line to detect what type of devices (single-ended, LVD, or HVD) are connected to the SCSI bus.
- DSCNCT shuts down the terminator when it is not at the end of the bus. The
  disconnect pin low enables the terminator.
- Use additional UCC6350 terminators to connect signals and additional wide SCSI data bytes as needed.

## 2.8.2 System Engineering Note

In the SYM53C895, transmission mode detection for Single-Ended (SE), High Voltage Differential (HVD), and Low Voltage Differential (LVD) is implemented by using the DIFFSENS line. Table 2.8 shows the corresponding voltages and what mode they indicate.

Table 2.8 Transmission Mode

Mode	SE	LVD	HVD
Voltage	- 0.35 to + 0.5	0.7 to 1.9	2.4 to 5.5

The SCSI Parallel Interface 2 Specification Revision 1.1 (SPI-2) has timing specific mode requirements that state a bus mode change must be sensed for at least a continuous 100 ms to be valid. The signal drivers should remain in a high impedance state at power-up until the device is capable of full logical operation for at least 100 ms. The bus mode

Parity Options 2-25

detected by the DIFFSENS line has remained stable for at least another 100 ms after that. In order to achieve the sufficient 100 ms delay required by the standard, follow these steps when a mode change is detected.

#### At power-up:

- Step 1. Set bit 3 in STEST2 (register 0x4E), to place the SCSI drivers in a high impedance state.
- Step 2. Enable the SCSI Bus Mode Change (SBMC) interrupt by setting bit 4 in SCSI Interrupt Enable One (SIEN1) (register 0x41).
- Step 3. If a SCSI bus mode change is detected, then SCSI Interrupt Status One (SIST1-register 0x43), bit 4 indicates a SBMC interrupt.
- Step 4. Clear the interrupt by reading SCSI Interrupt Status Zero (SIST0-register 0x42) and SIST1.
- Step 5. Wait 100 ms.
- Step 6. Check that no more SBMC interrupts have occurred.

If not, the DIFFSENS line has not changed voltage levels and the bus mode is stable so then proceed to:

- a. Read bits [7:6] in STEST4 (register 0x52).
- Write these two bits to STEST0 (register 0x4C), bits [5:4].
   This forces the SCSI bus mode to the correct operating mode.
- Note: If an SBMC interrupt occurs between steps 4 and 6, handle the interrupt and return to step 3.

Bits [5:4] in STEST0 are normally used as part of the SSAID and are read only. These bits may be written as part of a special test mode that forces the SCSI bus mode to one of three operating modes: SE, LVD, or HVD. The bit encoding is the same that is shown in the Table 5.11 under STEST4 for bits [7:6].

Step 7. Clear bit 3 in STEST2 to remove the SCI drivers from the high impedance state.

During normal operation:

- Step 1. Enable the SCSI Bus Mode Change (SBMC) interrupt. Bit 4 in SIEN1 should be set.
- Step 2. If a SCSI bus mode change is detected, SCSI Interrupt Status One (SIST1) bit 4 indicates a SCSI Bus Mode Change (SBMC) interrupt.
- Step 3. Clear the interrupt by reading SCSI Interrupt Status Zero (SIST0) and SIST1.
- Step 4. Wait 100 ms.
- Step 5. Check that no more SBMC interrupts have occurred.

If not, the DIFFSENS line has not changed voltage levels and the bus mode is stable so then proceed to:

- a. Read bits [7:6] in SCSI Test Four (STEST4).
- b. Write two bits 5 and 4 to SCSI Test Zero (STEST0).

Note: Bits [5:4] in STEST0 are normally used as part of the SSAID and are read only. These bits may be written as part of a special test mode that forces the SCSI bus mode to one of three operating modes: SE, LVD, or HVD. The bit encoding is the same that is shown in the Table 5.11 under STEST4 for bits [7:6]. This forces the SCSI bus to the correct operating mode.

If a SBMC interrupt did occur between steps 3 and 5, handle the interrupt and return to step 3.

The SBMC interrupt can cause a problem in systems that use multiple software drivers where the drivers pass control to one another after a chip reset. This problem occurs when the SYM53C895 is connected to a single-ended SCSI bus because the SBMC interrupt is generated after each reset. In particular, this problem occurs with NetWare when control is passed between the NetWare and DOS drivers. After a soft reset, the SYM53C895 defaults to LVD mode. If single-ended devices are on the bus and pull the DIFFSENS line low, a SBMC interrupt is generated and requires a response from the driver.

Parity Options 2-27

One solution is to use a soft abort by writing a one to bit 7 in the Interrupt Status (ISTAT) register instead of a soft reset to stop current SCSI transactions. This would halt current transactions without altering chip settings such as the clock quadrupler and the clock divider setup. The pending transactions would then start over.

## 2.8.3 (Re)Select During (Re)Selection

In multithreaded SCSI I/O environments, it is not uncommon to be selected or reselected while trying to perform selection/reselection. This situation may occur when a SCSI controller (operating in initiator mode) tries to select a target and is reselected by another. The Select SCRIPTS instruction has an alternate address to which the SCRIPTS jump when this situation occurs. An analogous situation occurs for target devices being selected while trying to perform a reselection.

Once a change in operating mode occurs, the initiator SCRIPTS should start with a Set Initiator instruction or the target SCRIPTS should start with a Set Target instruction. The Selection and Reselection Enable bits (SCID bits 5 and 6, respectively) should both be asserted so that the SYM53C895 may respond as an initiator or as a target. If only selection is enabled, the SYM53C895 cannot be reselected as an initiator. There are also status and interrupt bits in the SCSI Interrupt Status One (SIST0) and SCSI Interrupt Enable Zero (SIEN0) registers that indicate whether the SYM53C895 has been selected (bit 5) and reselected (bit 4).

# 2.9 Synchronous Operation

The SYM53C895 can transfer synchronous SCSI data in both initiator and target modes. The SCSI Transfer (SXFER) register controls both the synchronous offset and the transfer period. It can be loaded by the CPU before SCRIPTS execution begins, from within SCRIPTS by using a Table Indirect I/O instruction, or with a Read-Modify-Write instruction.

The SYM53C895 can receive data from the SCSI bus at a synchronous transfer period as short as 25 ns, regardless of the transfer period used to send data. The SYM53C895 can receive data at one-fourth of the divided SCLK frequency. Depending on the SCLK frequency, the negotiated transfer period, and the synchronous clock divider, the SYM53C895 can send synchronous data at intervals as short as 25 ns for Ultra2 SCSI, 50 ns for Ultra SCSI, 100 ns for fast SCSI and 200 ns for SCSI-1.

## 2.9.1 Determining the Data Transfer Rate

Synchronous data transfer rates are controlled by bits in two different registers of the SYM53C895. A brief description of the bits is provided below. Figure 2.5 illustrates the clock division factors used in each register, and the role of the register bits in determining the transfer rate.

#### 2.9.1.1 SCSI Control Three (SCNTL3) Register, Bits [6:4] (SCF[2:0])

The SCF[2:0] bits select the factor by which the frequency of SCLK is divided before being presented to the synchronous SCSI control logic. The output from this divider controls the rate at which data can be received. This rate must not exceed 160 MHz. The receive rate of synchronous SCSI data is 1/4 of the SCF divider output. For example, if SCLK is 160 MHz and the SCF value is set to divide by one, then the maximum rate at which data can be received is 40 MHz (160/(1\*4) = 40).

## 2.9.1.2 SCSI Control Three (SCNTL3) Register, Bits [2:0] (CCF[2:0])

The CCF[2:0] bits select the factor by which the frequency of SCLK is divided before being presented to the asynchronous SCSI core logic. This divider must be set according to the input clock frequency in the Figure 2.5.

## 2.9.1.3 SCSI Transfer (SXFER) Register, Bits [7:5] (TP[2:0])

The TP[2:0] divider bits determine the SCSI synchronous transfer period when sending synchronous SCSI data in either initiator or target mode. This value further divides the output from the SCF divider.


## 2.9.2 Ultra2 SCSI Synchronous Data Transfers

Ultra2 SCSI is an extension of current Ultra SCSI synchronous transfer specifications. It allows negotiation of synchronous transfer periods as short as 25 ns, which is half the 50 ns period allowed under Ultra SCSI. This allows a maximum transfer rate of 80 Mbytes/s on a 16-bit, LVD SCSI bus. The SYM53C895 has a SCSI clock quadrupler that must be enabled for the chip to perform Ultra2 SCSI transfers with a 40 MHz oscillator. In addition, the following bit values affect the chip's ability to support Ultra2 SCSI synchronous transfer rates:

- Clock Conversion Factor bits, SCSI Control Three (SCNTL3) register bits [2:0] and Synchronous Clock Conversion Factor bits, SCNTL3 register bits [6:4]. These fields support a value of 0b111, which allows the 160 MHz SCLK frequency to be divided down by 8 for the asynchronous logic.
- Ultra2 SCSI Enable bit, SCNTL3 register bit 7. Setting this bit enables Ultra2 SCSI synchronous transfers in systems that use the internal SCSI clock quadrupler.
- TolerANT Enable bit, SCSI Test Three (STEST3) register bit 7. Active negation must be enabled for the SYM53C895 to perform Ultra2 SCSI transfers.

Note: The clock quadrupler requires a 40 MHz external clock. Symbios software assumes that the SYM53C895 is connected to a 40 MHz external clock, which is quadrupled to achieve Ultra2 SCSI transfer rates.

Figure 2.5 Determining the Synchronous Transfer Rate



## 2.10 Interrupt Handling

The SCRIPTS processor in the SYM53C895 performs most functions independently of the host microprocessor. However, certain interrupt situations must be handled by the external microprocessor. This section explains all aspects of interrupts as they apply to the SYM53C895.

## 2.10.1 Polling and Hardware Interrupts

The external microprocessor is informed of an interrupt condition by polling or hardware interrupts. Polling means that the microprocessor must continually loop and read a register until it detects a bit set that indicates an interrupt. This method is the fastest, but it wastes CPU time that could be used for other system tasks. The preferred method of detecting interrupts in most systems is hardware interrupts. In this case, the SYM53C895 asserts the Interrupt Request (IRQ/) line that interrupts the microprocessor, causing the microprocessor to execute an interrupt service routine. A hybrid approach would use hardware interrupts for long waits, and use polling for short waits.

## 2.10.2 Registers

The registers in the SYM53C895 that are used for detecting or defining interrupts are:

- Interrupt Status (ISTAT)
- SCSI Interrupt Status Zero (SIST0)
- SCSI Interrupt Status One (SIST1)
- DMA Status (DSTAT)
- SCSI Interrupt Enable Zero (SIEN0)
- SCSI Interrupt Enable One (SIEN1)
- DMA Control (DCNTL)
- DMA Interrupt Enable (DIEN)

#### 2.10.2.1 ISTAT

ISTAT is the only register that can be accessed as a slave during SCRIPTS operation; therefore, the ISTAT register is polled when polled interrupts are used. It is also the first register that should be read when the IRQ/ pin has been asserted in association with a hardware interrupt. The Interrupt on the Fly (INTF) bit should be the first interrupt serviced. It must be written to one to be cleared. This interrupt must be cleared before servicing any other interrupts. If the SIP bit in the ISTAT register is set, then a SCSI-type interrupt has occurred and the SIST0 and SIST1 registers should be read. If the DIP bit in the ISTAT register is set, then a DMA-type interrupt has occurred and the DSTAT register should be read. SCSI-type and DMA-type interrupts may occur simultaneously, so in some cases both SIP and DIP may be set.

#### 2.10.2.2 SIST0 and SIST1

SIST0 and SIST1 registers contain the SCSI-type interrupt bits. Reading these registers determines which condition or conditions caused the SCSI-type interrupt, and clears that SCSI interrupt condition.

If the SYM53C895 is receiving data from the SCSI bus and a fatal interrupt condition occurs, the SYM53C895 attempts to send the contents of the DMA FIFO to memory before generating the interrupt.

If the SYM53C895 is sending data to the SCSI bus and a fatal SCSI interrupt condition occurs, data could be left in the DMA FIFO. If this situation occurs, the DMA FIFO Empty (DFE) bit in DMA Status (DSTAT) should be checked.

If this bit is cleared, set the Clear DMA FIFO (CLF) and Clear SCSI FIFO (CSF) bits before continuing. The CLF bit is bit 2 in CTEST3. The CSF bit is bit 1 in STEST3.

#### 2.10.2.3 DSTAT

The DSTAT register contains the DMA-type interrupt bits. Reading this register determines which condition or conditions caused the DMA-type interrupt, and clears that DMA interrupt condition. Bit 7, DFE bit in DSTAT is purely a status bit; it does **not** generate an interrupt under any circumstances and is not cleared when read. DMA interrupts flushes

neither the DMA nor SCSI FIFOs before generating the interrupt, so the DFE bit in the DSTAT register should be checked after any DMA interrupt.

If the DFE bit is cleared, then the FIFOs must be cleared by setting the Clear DMA FIFO (CLF) and Clear SCSI FIFO (CSF) bits. Setting the Flush DMA FIFO (FLF) bit flushes the FIFO.

#### 2.10.2.4 SIEN0 and SIEN1

The SIEN0 and SIEN1 registers are the interrupt enable registers for the SCSI interrupts in SCSI Interrupt Status Zero (SIST0) and SCSI Interrupt Status One (SIST1).

#### 2.10.2.5 DIEN

The DIEN register is the interrupt enable register for DMA interrupts in DMA Status (DSTAT).

#### 2.10.2.6 DCNTL

When bit 1 in the DCNTL register is set, the IRQ/ pin is not asserted when an interrupt condition occurs. The interrupt is not lost or ignored, but merely masked at the pin. Clearing this bit when an interrupt is pending immediately asserts the IRQ/ pin. As with any register other than ISTAT, this register can only be accessed by a SCRIPTS instruction during SCRIPTS execution.

## 2.10.3 Fatal vs. Nonfatal Interrupts

A fatal interrupt, as the name implies, always stops SCRIPTS from running. All nonfatal interrupts become fatal when they are enabled by setting the appropriate interrupt enable bit. Interrupt masking is discussed later in Section 2.10.4, "Masking," page 2-35. All DMA interrupts (indicated by the DIP bit in ISTAT and one or more bits in DSTAT being set) are fatal.

Some SCSI interrupts are nonfatal. These are indicated by the SIP bit in the ISTAT and one or more bits in SIST0 or SIST1 being set. When the SYM53C895 is operating in Initiator mode, only the Function Complete (CMP), Selected (SEL), Reselected (RSL), General Purpose Timer Expired (GEN), and Handshake to Handshake Timer Expired (HTH)

interrupts are nonfatal. When operating in Target mode CMP, SEL, RSL, Target mode: SATN/ active (M/A), GEN, and HTH are nonfatal. Refer to the description for the Disable Halt on a Parity Error or SATN/ active (Target Mode Only) (DHP) bit in the SCSI Control One (SCNTL1) register. This information describes how to configure the chip behavior when the SATN/ interrupt is enabled during Target mode operation. The Interrupt on the Fly interrupt is also nonfatal, since SCRIPTS can continue when it occurs.

Nonfatal interrupts prevent SCRIPTS from stopping when an interrupt occurs that does not require service from the CPU. SCRIPTS do not stop when:

- Arbitration is complete (CMP set).
- The SYM53C895 has been selected or reselected (SEL or RSL set).
- The initiator has asserted ATN (target mode: SATN/ active).
- The General Purpose or Handshake-to-Handshake timers expire.

These interrupts are not needed for events that occur during high-level SCRIPTS operations.

## **2.10.4 Masking**

Masking an interrupt means disabling or ignoring that interrupt. Interrupts can be masked by clearing bits in the SIEN0 and SIEN1 (for SCSI interrupts) registers or DIEN (for DMA interrupts) register. How the chip responds to masked interrupts depends on whether:

- Polling or hardware interrupts are being used.
- The interrupt is fatal or nonfatal.
- The chip is operating in Initiator or Target mode.

If a nonfatal interrupt is masked and that condition occurs, SCRIPTS do not stop, the appropriate bit in the SCSI Interrupt Status Zero (SIST0) or SCSI Interrupt Status One (SIST1) is still set, the SIP bit in the ISTAT is not set, and the IRQ/ pin is not asserted. See subsection entitled "Fatal vs. Nonfatal Interrupts" for a list of the nonfatal interrupts.

If a fatal interrupt is masked and that condition occurs, then SCRIPTS still stop, the appropriate bit in the DSTAT, SISTO, or SIST1 register is set, and the SIP or DIP bits in the ISTAT is set, but the IRQ/ pin is not asserted.

When the chip is initialized, enable all fatal interrupts if you are using hardware interrupts. If a fatal interrupt is disabled and that interrupt condition occurs, the SCRIPTS halt and the system does not detect it unless it times out and checks the Interrupt Status (ISTAT) after a certain period of inactivity.

If ISTAT is being polled instead of using hardware interrupts, then masking a fatal interrupt makes no difference since the SIP and DIP bits in the ISTAT inform the system of interrupts, not the IRQ/ pin.

Masking an interrupt after IRQ/ is asserted does not deassert IRQ/.

## 2.10.5 Stacked Interrupts

The SYM53C895 stacks interrupts if they occur one after the other. If the SIP or DIP bits in the Interrupt Status (ISTAT) register are set (first level), then at least one pending interrupt already exists, and any future interrupts are stacked in extra registers behind the SCSI Interrupt Status Zero (SIST0), SCSI Interrupt Status One (SIST1), and DMA Status (DSTAT) registers (second level). When two interrupts have occurred and the two levels of the stack are full, any further interrupts set additional bits in the extra registers behind SIST0, SIST1, and DMA Status (DSTAT). When the first level of interrupts are cleared, all the interrupts that came in afterward move into the SIST0, SIST1, and DSTAT. After the first interrupt is cleared by reading the appropriate register, these three events occur:

- 1. The IRQ/ pin is deasserted for a minimum of three CLKs.
- 2. The stacked interrupt(s) move into the SIST0, SIST1, or DSTAT.
- 3. The IRQ/ pin is asserted once again.

Since a masked nonfatal interrupt does not set the SIP or DIP bits, interrupt stacking does not occur. A masked, nonfatal interrupt still posts the interrupt in SIST0, but does not assert the IRQ/ pin. Since no interrupt is generated, future interrupts move right into the SIST0 or

SIST1 instead of being stacked behind another interrupt. When another condition occurs that generates an interrupt, the bit corresponding to the earlier masked nonfatal interrupt is still set.

A related situation to interrupt stacking is when two interrupts occur simultaneously. Since stacking does not occur until the SIP or DIP bits are set, there is a small timing window in which multiple interrupts can occur but is not stacked. These could be multiple SCSI interrupts (SIP set), multiple DMA interrupts (DIP set), or multiple SCSI and multiple DMA interrupts (both SIP and DIP set).

As previously mentioned, DMA interrupts do not attempt to flush the FIFOs before generating the interrupt. It is important to set either the Clear DMA FIFO (CLF) and Clear SCSI FIFO (CSF) bits if a DMA interrupt occurs and the DMA FIFO Empty (DFE) bit is not set. This is because any future SCSI interrupts are not posted until the DMA FIFO is clear of data. These **locked out** SCSI interrupts are posted as soon as the DMA FIFO is empty.

## 2.10.6 Halting in an Orderly Fashion

When an interrupt occurs, the SYM53C895 attempts to halt in an orderly fashion as explained below.

- If the interrupt occurs in the middle of an instruction fetch, the fetch is completed, except in the case of a Bus Fault. Execution does not begin, but the DSP points to the next instruction since it is updated when the current instruction is fetched.
- If the DMA direction is a write to memory and a SCSI interrupt occurs, the SYM53C895 attempts to flush the DMA FIFO to memory before halting. Under any other circumstances, only the current cycle is completed before halting, so the DFE bit in DSTAT should be checked to see if any data remains in the DMA FIFO.
- SCSI SREQ/SACK handshakes that have begun are completed before halting.
- The SYM53C895 attempts to clean up any outstanding synchronous offset before halting.
- In the case of Transfer Control Instructions and once instruction execution begins, it continues to completion before halting.

- If the instruction is a JUMP/CALL WHEN/IF <phase>, the DMA SCRIPTS Pointer (DSP) is updated to the transfer address before halting.
- All other instructions may halt before completion.

## 2.10.7 Sample Interrupt Service Routine


A sample of an interrupt service routine for the SYM53C895 is shown below. This routine can be repeated if polling is used, or should be called when the IRQ/ pin is asserted if using hardware interrupts.


- Read ISTAT.
- 2. If the INTF bit is set, it must be written to a one to clear this status.
- If only the SIP bit is set, read SCSI Interrupt Status Zero (SIST0) and SCSI Interrupt Status One (SIST1) to clear the SCSI interrupt condition and get the SCSI interrupt status. The bits in the SIST0 and SIST1 indicate which SCSI interrupt(s) occurred and determine what action is required to service the interrupt(s).
- 4. If only the DIP bit is set, read DMA Status (DSTAT) to clear the interrupt condition and get the DMA interrupt status. The bits in the DSTAT indicate which DMA interrupt(s) occurred and determine what action is required to service the interrupt(s).
- 5. If both the SIP and DIP bits are set, read SIST0, SIST1, and DSTAT to clear the SCSI and DMA interrupt condition and get the interrupt status. If using 8-bit reads of the SIST0, SIST1, and DSTAT registers to clear interrupts, insert a 12 CLK delay between the consecutive reads to ensure that the interrupts clear properly. Both the SCSI and DMA interrupt conditions should be handled before leaving the interrupt service routine. It is recommended that the DMA interrupt be serviced before the SCSI interrupt because a serious DMA interrupt condition could influence how the SCSI interrupt is acted upon.
- 6. When using polled interrupts, go back to step 1 before leaving the interrupt service routine, in case any stacked interrupts moved in when the first interrupt was cleared. When using hardware interrupts, the IRQ/ pin is asserted again if there are any stacked interrupts. This re-enters the system into the interrupt service routine.

## 2.11 Chained Block Moves

Since the SYM53C895 has the capability to transfer 16-bit wide SCSI data, a unique situation occurs when dealing with odd bytes. The Chained Move (CHMOV) SCRIPTS instruction along with the Wide SCSI Send (WSS) and Wide SCSI Receive (WSR) bits in the SCSI Control Two (SCNTL2) register facilitate these situations. Figure 2.6 illustrates the Chained Block Move instruction.

Figure 2.6 Block Move and Chained Block Move Instructions





Notes:

CHMOV 5, 3 when DATA\_OUT: Moves five bytes from address 03 in the host

memory to the SCSI bus (bytes 03, 04, 05, and 06 are moved and byte 07 remains in the low order byte of the SCSI Output Data Latch register and is married with the first byte of the following MOVE instruction).

MOVE 5, 9 when DATA\_OUT:

Moves five bytes from address 09 in the host

memory to the SCSI bus.

## 2.11.1 Wide SCSI Send Bit (WSS)

The WSS bit is set whenever the SCSI core is sending data (Data Out for initiator or Data In for target), and the core detects a partial transfer at the end of a chained Block Move SCRIPTS instruction. Note that this flag is not set if a normal Block Move instruction is used. Under this condition, the SCSI core does not send the low-order byte of the last partial memory transfer across the SCSI bus. Instead, the low-order byte is temporarily stored in the lower byte of the SCSI Output Data Latch (SODL) register and the WSS flag is set. The hardware uses the WSS flag to determine what behavior must occur at the start of the next data send transfer. When the WSS flag is set at the start of the next transfer. the first byte (the high-order byte) of the next data send transfer is married with the stored low-order byte in the SODL register; and the two bytes are sent out across the bus, regardless of the type of Block Move instruction (normal or chained). The flag is automatically cleared when the married word is sent. The flag is alternately cleared through SCRIPTS or by the microprocessor. Additionally, the microprocessor or SCRIPTS can use this bit for error detection and recovery purposes.

## 2.11.2 Wide SCSI Receive Bit (WSR)

The WSR bit is set whenever the SCSI core is receiving data (Data In for initiator or Data Out for target), and the core detects a partial transfer at the end of a block move or chained block move SCRIPTS instruction. When WSR is set, the high order byte of the last SCSI bus transfer is not transferred to memory. Instead, the byte is temporarily stored in the SWIDE register. The hardware uses the WSR bit to determine what behavior must occur at the start of the next data receive transfer. The bit is automatically cleared at the start of the next data receive transfer. The microprocessor or SCRIPTS can alternatively clear this bit. Additionally, the microprocessor or SCRIPTS can use this bit for error detection and recovery purposes.

## 2.11.3 SCSI Wide Residue (SWIDE) Register

This register stores data for partial byte data transfers. For receive data, the SWIDE register holds the high-order byte of a partial SCSI transfer which has not yet been transferred to memory. This stored data may be

a residue byte (and therefore ignored) or it may be valid data that is transferred to memory at the beginning of the next Block Move instruction.

## 2.11.4 SCSI Output Data Latch (SODL) Register

For send data, the low-order byte of the SODL register holds the low-order byte of a partial memory transfer which has not yet been transferred across the SCSI bus. This stored data is usually married with the first byte of the next data send transfer, and both bytes are sent across the SCSI bus at the start of the next data send block move command.

#### 2.11.5 Chained Block Move SCRIPTS Instruction

A chained Block Move SCRIPTS instruction transfers consecutive data send or data receive blocks. Using the chained block move instruction facilitates partial receive transfers and allows correct partial send behavior without additional op code overhead. Behavior of the chained Block Move instruction varies slightly for sending and receiving data.

For receive data (Data In for initiator or Data Out for target), a chained Block Move instruction indicates that if a partial transfer occurred at the end of the instruction, the WSR flag is set. The high order byte of the last SCSI transfer is stored in the SCSI Wide Residue (SWIDE) register rather than transferred to memory. The contents of the SWIDE register should be the first byte transferred to memory at the start of the chained block move data stream. Since the byte count always represents data transfers to/from memory (as opposed to the SCSI bus), the byte transferred out of the SWIDE register is one of the bytes in the byte count.

If the WSR bit is cleared when a receive data chained Block Move instruction is executed, the data transfer occurs similar to that of the regular block move instruction. Whether the WSR bit is set or clear, when a normal block move instruction is executed, the contents of the SWIDE register is ignored and the transfer takes place normally. For "N" consecutive wide data receive Block Move instructions, the 2nd through the Nth Block Move instructions should be chained block moves.

For send data (Data Out for initiator or Data In for target), a chained Block Move instruction indicates that if a partial transfer terminates the chained block move instruction, the last low-order byte (the partial memory transfer) should be stored in the lower byte of the SCSI Output Data Latch (SODL) register and not sent across the SCSI bus. Without the chained block move instruction, the last low-order byte would be sent across the SCSI bus. The starting byte count represents data bytes transferred from memory but not to the SCSI bus when a partial transfer exists. For example, if the instruction is an Initiator chained Block Move Data Out of five bytes (and WSS is not previously set), five bytes are transferred out of memory to the SCSI core, four bytes are transferred from the SCSI core across the SCSI bus, and one byte is temporarily stored in the lower byte of the SODL register waiting to be married with the first byte of the next block move instruction.

Regardless of whether a chained Block Move or normal Block Move instruction is used, if the WSS bit is set at the start of a data send command, the first byte of the data send command is assumed to be the high-order byte and is married with the low-order byte stored in the lower byte of the SODL register before the two bytes are sent across the SCSI bus. For "N" consecutive wide data send Block Move commands, the first through the (Nth – 1) Block Move instructions should be Chained Block Moves.

# Chapter 3 PCI Functional Description

This chapter describes the PCI functional description for the SYM53C895 chip and includes these topics:

- Section 3.1, "PCI Addressing," page 3-1
- Section 3.2, "PCI Bus Commands and Functions Supported," page 3-2
- Section 3.3, "PCI Cache Mode," page 3-4
- Section 3.4, "Configuration Registers," page 3-10

# 3.1 PCI Addressing

There are three types of PCI-defined address spaces:

- 1. Configuration space
- 2. Memory space
- 3. I/O space

Configuration space is a contiguous 256 x 8-bit set of addresses dedicated to each "slot" or "stub" on the bus. Decoding C\_BE/[3:0] determines if a PCI cycle is intended to access configuration register space. The IDSEL bus signal is a "chip select" that allows access to the configuration register space only. A configuration read/write cycle without IDSEL is ignored. The eight lower order addresses are used to select a specific 8-bit register. AD[10:8] are decoded as well, but they must be zero or the SYM53C895 does not respond. According to the PCI specification, AD[10:8] are to be used for multifunction devices. The host processor uses the PCI configuration space to initialize the SYM53C895.

The lower 128 bytes of the SYM53C895 configuration space holds system parameters while the upper 128 bytes map into the SYM53C895

operating registers. For all PCI cycles except configuration cycles, the SYM53C895 registers are located on the 256-byte block boundary defined by the base address assigned through the configured register. The SYM53C895 operating registers are available in both the upper and lower 128-byte portions of the 256-byte space selected.

At initialization time, each PCI device is assigned a base address (in the case of the SYM53C895, the upper 24 bits of the address are selected) for memory accesses and I/O accesses. On every access, the SYM53C895 compares its assigned base addresses with the value on the Address/Data bus during the PCI address phase. If there is a match of the upper 24 bits, the access is for the SYM53C895 and the low order eight bits define the register to be accessed. A decode of C\_BE/ [3:0] determines which registers and what type of access is to be performed.

PCI defines memory space as a contiguous 32-bit memory address that is shared by all system resources, including the SYM53C895. Base Address Register One determines which 256-byte memory area this device occupies.

PCI defines I/O space as a contiguous 32-bit I/O address that is shared by all system resources, including the SYM53C895. Base Address Register Zero determines which 256-byte I/O area this device occupies.

# 3.2 PCI Bus Commands and Functions Supported

Bus commands indicate to the target the type of transaction the master is requesting. Bus commands are encoded on the C\_BE/[3:0] lines during the address phase. PCI bus command encoding and types appear in Table 3.1.

The I/O Read command reads data from an agent mapped in I/O address space. All 32 address bits are decoded.

The I/O Write command writes data to an agent when mapped in I/O address space. All 32 address bits are decoded.

The Memory Read, Memory Read Multiple, and Memory Read Line commands read data from an agent mapped in memory address space. All 32 address bits are decoded.

The Memory Write and Memory Write and Invalidate commands write data to an agent when mapped in memory address space. All 32 address bits are decoded.

Table 3.1 PCI Bus Commands Supported

C_BE[3:0]	Command Type	Supported as Master	Supported as Slave
0b0000	Special Interrupt Acknowledge	No	No
0b0001	Special Cycle	No	No
0b0010	I/O Read Cycle	Yes	Yes
0b0011	I/O Write Cycle	Yes	Yes
0b0100	Reserved	n/a	n/a
0b0101	Reserved	n/a	n/a
0b0110	Memory Read	Yes	Yes
0b0111	Memory Write	Yes	Yes
0b1000	Reserved	n/a	n/a
0b1001	Reserved	n/a	n/a
0b1010	Configuration Read	No	Yes
0b1011	Configuration Write	No	Yes
0b1100	Memory Read Multiple	Yes <sup>1</sup>	No (defaults to 0b0110)
0b1101	Dual Address Cycle	No	No
0b1110	Memory Read Line	Yes <sup>2</sup>	No (defaults to 0b0110)
0b1111	Memory Write and Invalidate	Yes <sup>3</sup>	No (defaults to 0b0111)

<sup>1.</sup> This operation is selectable by bit 2 in the DMODE operating register

<sup>2.</sup> This operation is selectable by bit 3 in the DMODE operating register.

<sup>3.</sup> This operation is selectable by bit 0 in the CTEST3 operating register.

## 3.3 PCI Cache Mode

The SYM53C895 supports the PCI specification for an 8-bit Cache Line Size register located in PCI configuration space. The Cache Line Size register provides the ability to sense and react to nonaligned addresses corresponding to cache line boundaries. In conjunction with the Cache Line Size register, the PCI commands Memory Read Line, Memory Read Multiple, and Memory Write and Invalidate are each software enabled or disabled to allow the user full flexibility in using these commands.

## 3.3.1 Support for PCI Cache Line Size Register

The SYM53C895 supports the PCI specification for an 8-bit Cache Line Size register in PCI configuration space. It can sense and react to nonaligned addresses corresponding to cache line boundaries.

#### 3.3.2 Selection of Cache Line Size

The cache logic selects a cache line size based on the values for the burst size in the DMODE register, bit 2 in the CTEST5 register, and the PCI Cache Line Size register.

Note:

The SYM53C895 does not automatically use the value in the PCI Cache Line Size register as the cache line size value. The chip scales the value of the Cache Line Size register down to the nearest binary burst size allowed by the chip (2, 4, 8, 16, 32, 64, or 128), compares this value to the burst size defined by the values of the DMODE register and bit 2 of the CTEST5 register, then selects the smallest as the value for the cache line size. The SYM53C895 uses this value for all burst data transfers.

## 3.3.3 Alignment

The SYM53C895 uses the calculated line size value to monitor the current address for alignment to the cache line size. When it is not aligned, the chip attempts to align to the cache boundary by using a "smart aligning" scheme. This means that it attempts to use the largest burst size possible that is less than the cache line size, to reach the

cache boundary quickly with no overflow. This process is a stepping mechanism that steps up to the highest possible burst size based on the current address.

The stepping process begins at a 4-dword boundary. The SYM53C895 first tries to align to a 4-dword boundary (0x0000, 0x0010, etc.) by using single dword transfers (no bursting). Once this boundary has been reached the chip evaluates the current alignment to various burst sizes allowed, and selects the largest possible as the next burst size, while not exceeding the cache line size. The chip then issues this burst, and reevaluates the alignment to various burst sizes, again selecting the largest possible while not exceeding the cache line size, as the next burst size. This stepping process continues until the chip reaches the cache line size boundary or runs out of data. Once a cache line boundary is reached, the chip uses the cache line size as the burst size from then on, except in the case of multiples (explained below). The alignment process is finished at this point.

**Example: Cache Line Size - 16, Current Address = 0x01** – The chip is not aligned to a 4-dword cache boundary (the stepping threshold), so it issues four single-dword transfers (the first is a 3-byte transfer). At address 0x10, the chip is aligned to a 4-dword boundary, but not aligned to any higher burst size boundaries that are less than the cache line size. So, the SYM53C895 issues a burst of 4. At this point, the address is 0x20, and the chip evaluates that it is aligned not only to a 4-dword boundary, but also to an 8-dword boundary. It selects the highest, 8, and bursts 8 dwords. At this point, the address is 0x40, which is a cache line size boundary. Alignment stops, and the burst size from then on is switched to 16.

# 3.3.4 Memory Move Misalignment

The SYM53C895 does not operate in a cache alignment mode when a Memory Move instruction type is issued and the read and write addresses are different distances from the nearest cache line boundary. For example, if the read address is 0x21F, the write address is 0x42F, and the cache line size is eight (8), the addresses are byte aligned, but they are not the same distance from the nearest cache boundary. The read address is 1 byte from the cache boundary 0x220 and the write

PCI Cache Mode 3-5

address is 17 bytes from the cache boundary 0x440. In this situation, the chip does not align to cache boundaries and operates as an SYM53C825.

# 3.3.5 Memory Write and Invalidate Command

The Memory Write and Invalidate command is identical to the Memory Write command, except that it additionally guarantees a minimum transfer of one complete cache line; that is, the master intends to write all bytes within the addressed cache line in a single PCI transaction unless interrupted by the target. This command requires implementation of the PCI Cache Line Size register at address 0x0C in PCI configuration space. The SYM53C895 enables Memory Write and Invalidate cycles when bit 0 in the CTEST3 register (WRIE) and bit 4 in the PCI Command register are set. This causes Memory Write and Invalidate commands to be issued when the following conditions are met:

- The CLSE bit, WRIE bit, and PCI configuration Command register bit 4 must be set.
- 2. The cache line size register must contain a legal burst size (2, 4, 8, 16, 32, 64, or 128) value AND that value must be less than or equal to the DMODE burst size.
- 3. The chip must have enough bytes in the DMA FIFO to complete at least one full cache line burst.
- 4. The chip must be aligned to a cache line boundary.

When these conditions have been met, the SYM53C895 issues a Memory Write and Invalidate command instead of a Memory Write command during all PCI write cycles.

# 3.3.5.1 Multiple Cache Line Transfers

The Memory Write and Invalidate command can write multiple cache lines of data in a single bus ownership. The chip issues a burst transfer as soon as it reaches a cache line boundary. The size of the transfer is not automatically the cache line size, but rather a multiple of the cache line size as allowed for in the Revision 2.1 of the PCI specification. The logic selects the largest multiple of the cache line size based on the amount of data to transfer, with the maximum allowable burst size being that determined from the DMODE Burst Size bits and CTEST 5, bit 2. If

multiple cache line size transfers are not desired, the DMODE burst size can be set to exactly the cache line size and the chip only issues single cache line transfers.

After each data transfer, the chip re-evaluates the burst size based on the amount of remaining data to transfer and again selects the highest possible multiple of the cache line size, no larger than the DMODE burst size. The most likely scenario of this scheme is that the chip selects the DMODE burst size after alignment, and issues bursts of this size. The burst size, in effect, throttles down toward the end of a long Memory Move or Block Move transfer until only the cache line size burst size is left. The chip finishes the transfer with this burst size.

## 3.3.5.2 Latency

In accordance with the PCI specification, the chip's latency timer is ignored when issuing a Memory Write and Invalidate command such that when a latency time-out has occurred, the SYM53C895 continues to transfer up until a cache line boundary is reached. At that point, the chip relinquishes the bus and finishes the transfer at a later time using another bus ownership. If the chip is transferring multiple cache lines it continues to transfer until the next cache boundary is reached.

# 3.3.5.3 PCI Target Retry

During a Write and Invalidate transfer, if the target device issues a retry (STOP with no TRDY, indicating that no data was transferred), the SYM53C895 relinquishes the bus and immediately tries to finish the transfer on another bus ownership. The chip issues another Memory Write and Invalidate command on the next ownership in accordance with the PCI specification.

# 3.3.5.4 PCI Target Disconnect

During a Write and Invalidate transfer, if the target device issues a disconnect the SYM53C895 relinquishes the bus and immediately tries to finish the transfer on another bus ownership. The chip does not issue another Write and Invalidate command on the next ownership unless the address is aligned.

PCI Cache Mode 3-7

#### 3.3.5.5 Memory Read Line Command

This command is identical to the Memory Read command, except that it additionally indicates that the master intends to fetch a complete cache line. This command is intended to be used with bulk sequential data transfers where the memory system and the requesting master might gain some performance advantage by reading up to a cache line boundary rather than a single memory cycle. The Read Line Mode function that exists in the previous SYM53C8XX chips has been modified in the SYM53C895 to reflect the PCI Cache Line Size register specifications. The functionality of the Enable Read Line bit (bit 3 in DMODE) has been modified to more resemble the Write and Invalidate mode in terms of conditions that must be met before a Memory Read Line command is issued. However, the Read Line option operates exactly like the previous SYM53C8XX chips when cache mode has been disabled by a CLSE bit reset or when certain conditions exist in the chip (explained below).

The Read Line mode is enabled by setting bit 3 in the DMODE register. If cache mode is disabled, Read Line commands are issued on every read data transfer, except op code fetches, as in previous SYM53C8XX chips.

If cache mode has been enabled, a Read Line command is issued on all read cycles, except op code fetches, when the following conditions have been met:

- 1. The CLSE and Enable Read Line bits must be set.
- 2. The Cache Line Size register must contain a legal burst size value (2, 4, 8, 16, 32, 64, or 128) AND that value must be less than or equal to the DMODE burst size.
- 3. The number of bytes to be transferred at the time a cache boundary has been reached must be equal to or greater than the DMODE burst size.
- 4. The chip must be aligned to a cache line boundary.

When these conditions have been met, the chip issues a Memory Read Line command instead of a Memory Read during all PCI read cycles. Otherwise, it issues a normal Memory Read command.

# 3.3.6 Memory Read Multiple Command

This command is identical to the Memory Read command except that it additionally indicates that the master may intend to fetch more than one cache line before disconnecting. The SYM53C895 supports PCI Read Multiple functionality and issues Memory Read Multiple commands on the PCI bus when the Read Multiple Mode is enabled. This mode is enabled by setting bit 2 of the DMODE register (ERMP). If cache mode has been enabled, a Memory Read Multiple command is issued on all read cycles, except op code fetches, when the following conditions have been met:

- 1. The CLSE and ERMP bits must be set.
- 2. The Cache Line Size register must contain a legal burst size value (2, 4, 8, 16, 32, 64, or 128) and that value must be less than or equal to the DMODE burst size.
- 3. The number of bytes to be transferred at the time a cache boundary has been reached must be at least twice the full cache line size.
- 4. The chip must be aligned to a cache line boundary.

When these conditions have been met, the chip issues a Memory Read Multiple command instead of a Memory Read during all PCI read cycles.

#### 3.3.6.1 Burst Size Selection

The Memory Read Multiple command reads in multiple cache lines of data in a single bus ownership. The number of cache lines to be read is a multiple of the cache line size as allowed in the *PCI Local Bus Specification, Revision 2.1* standard. The logic selects the largest multiple of the cache line size based on the amount of data to transfer, with the maximum allowable burst size being determined from the DMODE Burst Size bits and CTEST 5, bit 2.

## 3.3.6.2 Read Multiple with Read Line Enabled

When both the Read Multiple and Read Line modes have been enabled, the Memory Read Line command is not issued if the above conditions are met. Instead, a Memory Read Multiple command is issued, even though the conditions for Read Line have been met.

PCI Cache Mode 3-9

If the Read Multiple mode is enabled and the Read Line mode has been disabled, Memory Read Multiple commands are still issued if the Read Multiple conditions are met.

## 3.3.6.3 Unsupported PCI Commands

The SYM53C895 does not respond to reserved commands, special cycle, dual address cycle, or interrupt acknowledge commands as a slave. It never generates these commands as a master.

# 3.4 Configuration Registers

The Configuration registers are accessible only by the system BIOS during PCI configuration cycles, and are not available to the user at any time. No other cycles, including SCRIPTS operations, can access these registers. The lower 128 bytes hold configuration data while the upper 128 bytes hold the SYM53C895 operating registers, which are described in Chapter 5, Registers. These registers can be accessed by SCRIPTS or the host processor.

Note:

The configuration register descriptions provide general information only to indicate which PCI configuration addresses are supported in the SYM53C895. Refer to the *PCI Local Bus Specification, Revision 2.*1 for more detailed information.

# **Chapter 4 Signal Descriptions**

This chapter presents the SYM53C895 pin configurations and signal definitions by using tables and illustrations. Figure 4.1 is the functional signal grouping and Figure 4.2 through Figure 4.3 are the pin diagrams for the SYM53C895. Table 4.1 and Table 4.2 list the BGA ball assignments by location and signal name. The pin definitions are in Table 4.1 through Table 4.12. These definitions are organized into the following functional groups: System, Address/Data, Interface Control, Arbitration, Error Reporting, SCSI, and Optional Interface.

This chapter includes these main topics:

- Section 4.1, "Voltage Capabilities and Limitations," page 4-3
- Section 4.2, "Internal Pull-ups on SYM53C895 Pins," page 4-4
- Section 4.3, "Pin Descriptions," page 4-5

A slash (/) at the end of the signal name indicates that the active state occurs when the signal is at a low voltage. When the slash is absent, the signal is active at a high voltage.

SBSY± CLK SRST± **System** SSEL± RST/ SREQ± SACK± AD[31:0] **SCSI** SATN/± **Address** C\_BE/[3:0] SMSG± and Data SCLK SD[15:0/]± PAR SDP[1:0]± SCD± SIO± FRAME/ TRDY/ Interface GPIO0 Control Serial IRDY/ GPIO1 **EEPROM** STOP/ GPIO2 Interface GPIO3 DEVSEL/ **IDSEL** MAC/\_TESTOUT REQ/ Arbitration GNT/ Additional Interface IRQ/ **Error** SERR/ **BIG\_LIT** Reporting PERR/ **DIFFSENS TESTIN** GPIO4 Device MWE/ **Local Memory** MCE/ **Bus and Control** MOE MASO/ MAS1/ MAD[7:0]

Figure 4.1 SYM53C895 Functional Signal Grouping

There are four signal type definitions:

- 1. I Input, a standard input-only signal
- 2. O Totem Pole Output, a standard output driver
- 3. T/S 3-state, a bidirectional, 3-state input/output pin
- 4. S/T/S Sustained 3-state, an active low 3-state signal owned and driven by one and only one agent at a time

# 4.1 Voltage Capabilities and Limitations

The SYM53C895 uses 5 V biasing pins to allow the device to handle up to 5 V input voltage to the PCI and external memory interface pins. When the SYM53C895 is used in a 5 V PCI system, the biasing pins (V5BIAS(P)) must be supplied with 5 V. When they are used in a 3 V only PCI environment, these biasing pins must be supplied with 3.3 V. The external memory pins (GPIO pins and MAD[7:0]) also use 5 Volt-tolerant I/O pads. They also have a 5 V biasing pin (V5BIAS(M)). These pins should be supplied with 5 V when using 5 V memory devices, and with 3.3 V when using 3.3 V memory devices. The SCLK input is also a 5 V tolerant input pin.

The chip cannot operate normally if the 5 V biasing pins are grounded or disconnected. In addition, the PCI biasing pins should not be shorted to the memory bias pin if mixed voltage environments (such as 5 V PCI with 3 V memories) are possible. All other  $V_{DD}$  supplies to the SYM53C895 must be set for 3.3 V operation. In addition, the chip only drives 3.3 V on any of the pins when they operate as outputs.

# 4.2 Internal Pull-ups on SYM53C895 Pins

Several pins on the SYM53C895 use internal pull-ups. Table 4.1 describes the conditions under which these pull-ups are enabled or disabled.

Table 4.1 SYM53C895 Internal Pull-Ups

Pin Name	Pull-up Current	Conditions for Pull-Up
PCI pins except IRQ, CLK and RST	25 μΑ	Pull-ups enabled when AND-tree mode is enabled by driving TESTIN low
IRQ	25 μΑ	Pull-up enabled when AND-tree mode is enabled by driving TESTIN low or when the IRQ mode bit (bit 3 of DCNTL (0x3B)) is cleared <sup>1</sup>
RST, CLK	n/a	No pull-up
MAD [7:0]	n/a	No pull-ups
MAS/[1:0], MCE/, MOE/, MWE/	25 μΑ	Pull-up enabled when AND-tree mode is enabled by driving TESTIN low or if the ZMODE bit (bit7 of CTEST4 (0x21)) is set
GPIO[4:0]	n/a	No pull-ups
SCSI pads and SCLK	n/a	No pull-ups
RBIAS+, RBIAS-	n/a	No pull-ups
DIFFSENS	n/a	No pull-up, analog input protect pin
BIG_LIT/	25 μΑ	Pull-up enabled when AND-tree mode is enabled by driving TESTIN low
MAC/_TESTOUT	n/a	No pull-up, output only
TEST pin 82	25 μΑ	Pull-up all the time
TEST pin 177	25 μΑ	Pull-up all the time
TESTIN	25 μΑ	Pull-up all the time
TEST pins 180, 181, 182, 183	25 μΑ	Pull-up enabled when AND-tree mode is enabled by driving TESTIN low or if a hidden bit (bit7 of STESTO (0x4C)) is cleared (default = cleared)

<sup>1.</sup> When bit 3 of DCNTL is set, the pad becomes a totem pole output pad and drives both high and low.

# 4.3 Pin Descriptions

Table 4.2 SYM53C895 Power and Ground Pins

Symbol <sup>1</sup>	Pin No. Ball No.	Description	
V <sub>DD-PCI</sub> <sup>2</sup>	2, 13, 23, 26, 36, 46, 60, 197 (Pins)	Power supplies to the PCI I/O pins	
V <sub>SS-PCI</sub> <sup>2</sup>	8, 18, 31, 41, 56, 193, 200 (Pins)	Power supplies to the PCI I/O pins	
V <sub>DD-SCSI</sub> <sup>2</sup>	86, 96, 115, 125, 134, 144, 164, 174 (Pins)	Power supplies to the SCSI bus I/O pins	
V <sub>SS-SCSI</sub> <sup>2</sup>	91, 110, 120, 128, 131, 139, 151, 169 (Pins)	Power supplies to the SCSI bus I/O pins	
V <sub>DD-IO</sub> <sup>2</sup>	73, 81, 184	Power supplies to the external memory interface	
V <sub>SS-IO</sub> <sup>2</sup>	78, 179	Power supplies to the external memory interface	
V <sub>DD-CORE</sub>	64, 190 P17, R19, P2, P1	Power supplies to the internal logic core	
V <sub>SS-CORE</sub>	68, 187 N18, P20, N1, M3	Power supplies to the internal logic core	
V <sub>DD-A</sub>	85 H19	Power pins used by analog circuitry  Note: The V <sub>DD-A</sub> pin is sensitive to noise above 90 mV at frequencies above 140 MHz. Refer to ** for information on filtering schemes to protect this pin and the phase locked loop from high frequency noise.	
V <sub>SS-A</sub>	83 J18	Power pins used by analog circuitry	
V5BIAS (PCI)	4, 49 W18, Y4	5-Volt biasing pins for PCI signals. These pins must be supplied with 5 V in a 5 V PCI environment, or 3.3 V when used in a 3 V only PCI environment.	

Table 4.2 SYM53C895 Power and Ground Pins (Cont.)

Symbol <sup>1</sup>	Pin No. Ball No.	Description
V5BIAS (MEM)	62 T20	5 Volt biasing pin for external memory interface signals. When using 5 V memory devices, this pin should be supplied with 5 V. When using 3.3 V memory devices, it should be supplied with 3.3 V.
V <sub>DD</sub>	F4, K4, R4, D6, U6, D11, U10, D15, U15, F17, L17, R17	Power supplies
V <sub>SS</sub>	A1, D4, H4, N4, U4, D8, U8, J9 <sup>3</sup> , K9 <sup>3</sup> , L9 <sup>3</sup> , M9 <sup>3</sup> , J10 <sup>3</sup> , K10 <sup>3</sup> , L10 <sup>3</sup> , M10 <sup>3</sup> , J11 <sup>3</sup> , K11 <sup>3</sup> , L11 <sup>3</sup> , M11 <sup>3</sup> , J12 <sup>3</sup> , K12 <sup>3</sup> , L12 <sup>3</sup> , M12 <sup>3</sup> , D13, U13, D17, H17, N17, U17	Power pins

- 1. All  $V_{DD}$  pins must be supplied 3.3 V. The SYM53C895 output signals drive 3.3 V.
- In the BGA option, V<sub>DD-SCSI</sub>, V<sub>DD-PCI</sub> and V<sub>DD-IO</sub> are connected together and V<sub>SS-SCSI</sub>, V<sub>SS-PCI</sub>, and V<sub>SS-IO</sub> are connected together at package.
- 3. Optional ground pins.

#### Note:

If you apply separate power supplies to the  $V_{DD\text{-}IO}$  and  $V_{DD\text{-}CORE}$  pins in a chip testing environment, either power up the pins simultaneously or power up  $V_{DD\text{-}CORE}$  before  $V_{DD\text{-}IO}$ . The  $V_{DD\text{-}IO}$  pins must always power down before  $V_{DD\text{-}CORE}$ .

Table 4.3 System Pins

Symbol	Pin No. Ball No.	Туре	Description
CLK	195 T1	I	Clock provides timing for all transactions on the PCI bus and is an input to every PCI device. All other PCI signals are sampled on the rising edge of CLK, and other timing parameters are defined with respect to this edge. This clock can optionally be used as the SCSI core clock; however, the SYM53C895 is not able to achieve Fast SCSI-2 (or faster) transfer rates.
RST/	194 R2	I	Reset forces the PCI sequencer of each device to a known state. All T/S and S/T/S signals are forced to a high impedance state, and all internal logic is reset. The RST/ input is synchronized internally to the rising edge of CLK. The CLK input must be active while RST/ is active to properly reset the device.

Table 4.4 Address and Data Pins

Symbol	Pin No. Ball No.	Туре	Description
AD[31:0]	199, 201–204, 3, 5, 6, 10–12, 14–17, 19, 33–35, 37–40, 42, 44, 45, 47, 48, 50, 51, 57, 58 U2, V1, V2, W1, V3, Y3, V5, W5, W6, Y6, V7, W7, Y7, V8, W8, Y8, V12, Y13, W13, V13, Y14, W14, Y15, W15, Y17, W17, V17, Y19, V18, Y18, V20	T/S	Physical long word address and data are multiplexed on the same PCI pins. During the first clock of a transaction, AD[31:0] contain a physical address. During subsequent clocks, AD[31:0] contain data. A bus transaction consists of an address phase, followed by one or more data phases. PCI supports both read and write bursts. AD[7:0] define the least significant byte, and AD[31:24] define the most significant byte.
C_BE[3:0]/	7, 20, 32, 43 Y5, U9, W12, Y16	T/S	Bus commands and byte enables are multiplexed on the same PCI pins. During the address phase of a transaction, C_BE[3:0]/ define the bus command. During the data phase, C_BE[3:0]/ are used as byte enables. The byte enables determine which byte lanes carry meaningful data. C_BE0/ applies to byte 0, and C_BE3/ applies to byte 3.
PAR	30 Y12	T/S	Parity is the even parity bit that protects the AD[31:0] and C_BE[3:0]/ lines. During address phase, both the address and command bits are covered. During data phase, both data and byte enables are covered.

**Table 4.5** Interface Control Pins

Symbol	Pin No. Ball No.	Туре	Description
FRAME/	21 V9	S/T/S	Cycle Frame is driven by the current master to indicate the beginning and duration of an access. FRAME/ is asserted to indicate a bus transaction is beginning. While FRAME/ is asserted, data transfers continue. When FRAME/ is deasserted, the transaction is in the final data phase or the bus is idle.
TRDY/	24 W10	S/T/S	Target Ready indicates the selected device's ability to complete the current data phase of the transaction. TRDY/ is used with IRDY/. A data phase is completed on any clock when both TRDY/ and IRDY/ are sampled asserted. During a read, TRDY/ indicates that valid data is present on AD[31:0]. During a write, it indicates the target is prepared to accept data. Wait cycles are inserted until both IRDY/ and TRDY/ are asserted together.
IRDY/	22 W9	S/T/S	Initiator Ready indicates the bus master's ability to complete the current data phase of the transaction. This signal is used with TRDY/. A data phase is completed on any clock when both IRDY/ and TRDY/ are sampled asserted. During a write, IRDY/ indicates that valid data is present on AD[31:0]. During a read, it indicates the master is prepared to accept data. Wait cycles are inserted until both IRDY/ and TRDY/ are asserted together.
STOP/	27 W11	S/T/S	Stop indicates that the selected target is requesting the master to stop the current transaction.
DEVSEL/	25 Y10	S/T/S	Device Select indicates that the driving device has decoded its address as the target of the current access. As an input, it indicates to a master whether any device on the bus has been selected.
IDSEL	9 V6	I	Initialization Device Select is used as a chip select in place of the upper 24 address lines during configuration read and write transactions.

Table 4.6 Arbitration Pins

Symbol	Pin No. Ball No.	Туре	Description
REQ/	198 U1	0	Request indicates to the arbiter that this agent desires use of the PCI bus. This is a point to point signal. Every master has its own REQ/.
GNT/	196 T2	I	Grant indicates to the agent that access to the PCI bus has been granted. This is a point to point signal. Every master has its own GNT/.

Table 4.7 Error Reporting Pins

Symbol	Pin No. Ball No.	Туре	Description
PERR/	28 V11	S/T/S	Parity Error may be pulsed active by an agent that detects a data parity error. PERR/ can be used by any agent to signal data corruptions.
SERR/	29 U11	0	This open drain output pin reports address parity errors. On detection of a PERR/ pulse, the central resource may generate a nonmaskable interrupt to the host CPU, which often implies the system is unable to continue operation once error processing is complete.

Table 4.8 SCSI Pins, LVD Link Mode

Symbol	Pin No. Ball No.	Туре	Description
SCLK	80 J20	I	SCLK derives all SCSI-related timings. The speed of this clock is determined by the application requirements; in some applications SCLK may be sourced internally from the PCI bus clock (CLK). If SCLK is internally sourced, then the SCLK pin should be tied low. For Ultra2 SCSI operation, this pin must be connected to an external 40 MHz oscillator, used with the internal clock quadrupler.
SD-[15:0], SDP-[1:0]	167, 170, 172, 175, 87, 89, 92, 94, 135, 137, 140, 142, 145, 147, 149, 162, 165, 132 F2, G2, H2, J3, G20, F20, E20, D20, A9, A8, A7, B6, B5, B4, B3, C1, E1, B10	I/O	Negative half of LVD Link signal pair for SCSI data lines. SCSI Data includes the following data lines and parity signals: SD[15:0]/(16-bit SCSI data bus), and SDP[1:0]/(SCSI data parity bits).
SD+[15:0], SDP+[1:0]	168, 171, 173, 176, 88, 90, 93, 95, 136, 138, 141, 143, 146, 148, 150, 163, 166, 133 F1, G1, H1, J2, G19, F19, E19, D19, B9, B8, B7, A5, A4, A3, B2, D1, F3, C10	I/O	Positive half of LVD Link signal pair for SCSI data lines.
SCTRL-	111, 97, 116, 99, 121, 123, 126, 118, 113 C17, C20, B16, D18, B14, B13, B12, B15, A18	I/O	Negative half of LVD Link signal pair for SCSI Control, which includes the following signals: SCD- SCSI phase line, command/data SIO- SCSI phase line, input/output SMSG- SCSI phase line, message SREQ- Data handshake signal from target device SACK- Data handshake signal from initiator device SBSY- SCSI bus arbitration signal, busy SATN- SCSI Attention, the initiator is requesting a message out phase SRST- SCSI bus reset SSEL- SCSI bus arbitration signal, select device

Table 4.8 SCSI Pins, LVD Link Mode (Cont.)

Symbol	Pin No. Ball No.	Туре	Description
SCTRL+	112, 98, 117, 100, 122, 124, 127, 119, 114 D16, E17, A16, C19, A14, A13, A12, A15, A17	I/O	Positive half of LVD Link signal pair for SCSI Control, which includes the following signals: SCD+ SCSI phase line, command/data SIO+ SCSI phase line, input/output SMSG+ SCSI phase line, message SREQ+ Data handshake signal from target device SACK+ Data handshake signal from initiator device SBSY+ SCSI bus arbitration signal, busy SATN+ SCSI Attention, the initiator is requesting a message out phase SRST+ SCSI bus arbitration signal, select device
RBIAS+, RBIAS-	130, 129 A10, A11	I	Used to connect an external resistor to generate the bias current used by LVD Link pads.
DIFFSENS	84 H20	I	The Differential Sense pin detects the voltage level of an incoming SCSI signal to determine whether it is from a single-ended, LVD, or HVD device. The result is displayed in STEST4 bits[7:6]. When external differential transceivers are used and a high level is detected on this pin, all chip SCSI outputs are 3-stated to avoid damage to the transceivers. This pin should be connected to the DIFFSENS signal on the SCSI cable. Note: The maximum voltage allowed to this pin is 3.3-Volts.

Table 4.9 SCSI Pins, Single-Ended Mode

Symbol	Pin No. Ball No.	Туре	Description
SCLK	80 J20	I	SCLK derives all SCSI-related timings. The speed of this clock is determined by the application requirements; in some applications SCLK may be sourced internally from the PCI bus clock (CLK). If SCLK is internally sourced, then the SCLK pin should be tied low.
SD-[15:0], SDP-[1:0]	167, 170, 172, 175, 87, 89, 92, 94, 135, 137, 140, 142, 145, 147, 149, 162, 165, 132 F2, G2, H2, J3, G20, F20, E20, D20, A9, A8, A7, B6, B5, B4, B3, C1, E1, B10	I/O	SCSI Data includes the following data lines and parity signals: SD[15:0]/(16-bit SCSI data bus), and SDP[1:0]/(SCSI data parity bits).
SD+[15:0], SDP+[1:0]	168, 171, 173, 176, 88, 90, 93, 95, 136, 138, 141, 143, 146, 148, 150, 163, 166, 133 F1, G1, H1, J2, G19, F19, E19, D19, B9, B8, B7, A5, A4, A3, B2, D1, F3, C10	0	These signals drive 0-Volts.
SCTRL-	111, 97, 116, 99, 121, 123, 126, 118, 113 C17, C20, B16, D18, B14, B13, B12, B15, A18	I/O	SCSI Control, includes the following signals: SCD- SCSI phase line, command/data SIO- SCSI phase line, input/output SMSG- SCSI phase line, message SREQ- Data handshake signal from target device SACK- Data handshake signal from initiator device SBSY- SCSI bus arbitration signal, busy SATN- SCSI Attention, the initiator is requesting a message out phase SRST- SCSI bus reset SSEL- SCSI bus arbitration signal, select device

Table 4.9 SCSI Pins, Single-Ended Mode (Cont.)

Symbol	Pin No. Ball No.	Туре	Description
SCTRL+	112, 98, 117, 100, 122, 124, 127, 119, 114 D16, E17, A16, C19, A14, A13, A12, A15, A17	0	These pins drive 0 Volts.
DIFFSENS	84 H20		The Differential Sense pin detects the voltage level of an incoming SCSI signal to determine whether it is from a single-ended, LVD, or HVD device. The result is displayed in STEST4 bits [7:6]. When external differential transceivers are used and a high level is detected on this pin, all chip SCSI outputs are 3-stated to avoid damage to the transceivers. This pin should be connected to the DIFFSENS signal on the SCSI cable. Note: The maximum voltage allowed to this pin is 3.3 Volts.

Table 4.10 SCSI Pins, High Voltage Differential Mode

Symbol	Pin No. Ball No.	Туре	Description
SCLK	80 J20	I	SCLK derives all SCSI-related timings. The speed of this clock is determined by the application requirements; in some applications SCLK may be sourced internally from the PCI bus clock (CLK). If SCLK is internally sourced, then the SCLK pin should be tied low.
SD-[15:0] SDP-[1:0]	167, 170, 172, 175, 87, 89, 92, 94, 135, 137, 140, 142, 145, 147, 149, 162, 165, 132 F2, G2, H2, J3, G20, F20, E20, D20, A9, A8, A7, B6, B5, B4, B3, C1, E1, B10	I/O	SCSI data lines. SCSI Data includes the following data lines and parity signals: SD[15:0]/(16-bit SCSI data bus), and SDP[1:0]/ (SCSI data parity bits).
SD+[15:0] SDP+[1:0]	168, 171, 173, 176, 88, 90, 93, 95, 136, 138, 141, 143, 146, 148, 150, 163, 166, 133 F1, G1, H1, J2, G19, F19, E19, D19, B9, B8, B7, A5, A4, A3, B2, D1, F3, C10	0	Driver direction control for SCSI data lines.

Table 4.10 SCSI Pins, High Voltage Differential Mode (Cont.)

Symbol	Pin No. Ball No.	Туре	Description
SCTRL-	111, 97, 116, 99, 121, 123, 126, 118, 113 C17, C20, B16, D18, B14, B13, B12, B15, A18	I/O	SCSI Control includes these signals:  SCD- SCSI phase line, command/data SIO- SCSI phase line, input/output SMSG- SCSI phase line, message SREQ- Data handshake signal from target device SACK- Data handshake signal from initiator device SBSY- SCSI bus arbitration signal, busy SATN- SCSI Attention, the initiator is requesting a message out phase SRST- SCSI bus reset SSEL- SCSI bus arbitration signal, select device
SCTRL+	112, 98, 117, 100, 122, 124, 127, 119, 114 D16, E17, A16, C19, A14, A13, A12, A15, A17	0	Driver direction control for the external transceivers, which includes the following signals:  SREQ+ Data handshake signal from target device SACK+ Data handshake signal from initiator device  SBSY+ SCSI bus arbitration signal, busy SRST+ SCSI bus reset  SSEL+ SCSI bus arbitration signal, select device Note: For HVD operation, SCD+, SIO+, SMSG+, and SATN+ are not used.
DIFFSENS	84 H20	1	The Differential Sense pin detects the voltage level of an incoming SCSI signal to determine whether it is from a single-ended, LVD, or HVD device. The result is displayed in STEST4 bits [7:6]. When external differential transceivers are used and a high level is detected on this pin, all chip SCSI outputs are 3-stated to avoid damage to the transceivers. This pin should be connected to the DIFFSENS signal on the SCSI cable. Note: The maximum voltage allowed to this pin is 3.3 Volts.

Table 4.11 Additional Pins

Symbol	Pin No. Ball No.	Туре	Description
TESTIN	178 K2	I	Test In. When this pin is driven low, the SYM53C895 connects all inputs and outputs to an "AND tree." All SCSI control signals and data lines are connected to the "AND tree." The output of the "AND tree" is connected to the TESTOUT pin. This allows manufacturers to verify chip connectivity and determine exactly which pins are not properly attached. When the TESTIN pin is driven low, internal pull-ups are enabled on all input, output, and bidirectional pins, all outputs and bidirectional signals are 3-stated, and the MAC/_TESTOUT pin is enabled. Connectivity can be tested by driving one of the SYM53C895 pins low. The MAC/_TESTOUT pin should respond by also driving low.
GPIO0_ FETCH/	61 T19	I/O	General Purpose I/O pin. Optionally, when driven low, this pin indicates that the next bus request is for an op code fetch. This pin powers up as a general purpose input. This pin has two specific purposes in the Symbios software. The software uses it to toggle SCSI device LEDs, turning on the LED whenever the SYM53C895 is on the SCSI bus. The software drives this pin low to turn on the LED, or drives it high to turn off the LED. This signal can also be used as data I/O for serial EEPROM access. In this case, it is used with the GPIO1 pin, which serves as a clock.
GPIO1_ MASTER/	63 R18	I/O	General Purpose I/O pin. Optionally, when driven low, this pin indicates that the SYM53C895 is bus master. This pin powers up as a general purpose input. Symbios software supports use of this signal in serial EEPROM applications, when enabled, in combination with the GPIO0 pin. When this signal is used as a clock for serial EEPROM access, the GPIO0 pin serves as data.
GPIO[4:2]	67–65 P19 P18 R20	I/O	General Purpose I/O pins. GPIO4 powers up as an output. Symbios software also supports use of this signal as the enable line for $V_{PP}$ the 12 Volt power supply to the external flash memory interface. GPIO[3:2] power up as inputs.
MAC/_ TESTOUT	79 K19	T/S	Memory Access Control. This pin can be programmed to indicate local or system memory accesses (non-PCI applications). It is also used to test the connectivity of the SYM53C895 signals using "AND tree" scheme. The MAC/_TESTOUT pin is only driven as the Test Out function when the TESTIN/ pin is driven low.

Table 4.11 Additional Pins (Cont.)

IRQ/	59 U20	0	Interrupt. This signal, when asserted low, indicates that an interrupting condition has occurred and that service is required from the host CPU. The output drive of this pin is programmed as either open drain with an internal weak pullup or, optionally, as a totem pole driver. Refer to the description of the DCNTL Register, bit 3, for additional information.
BIG_LIT/	192 P3		Big_Little endian select. When this pin is driven low, the SYM53C895 routes the first byte of an aligned SCSI to PCI transfer to byte lane zero of the PCI bus and subsequent bytes received are routed to ascending lanes. An aligned PCI to SCSI transfer routes PCI byte lane zero onto the SCSI bus first, and transfer ascending byte lanes in order. When this pin is driven high, the SYM53C895 routes the first byte of an aligned SCSI to PCI transfer to byte lane three of the PCI bus and subsequent bytes received are routed to descending lanes. An aligned PCI to SCSI transfer routes PCI byte lane three onto the SCSI bus first and transfer descending byte lanes in order. This mode of operation also applies to the external memory interface. When this pin is driven in Little Endian mode and the chip is performing a read from external memory, the byte of data accessed at location 0x00000 is routed to PCI byte lane zero and the data accessed at location 0x00003 is routed to PCI byte lane three. When the chip is performing a write to flash memory, PCI byte lane zero is routed to location 0x00000 and ascending byte lanes are routed to subsequent memory locations. When this pin is driven in Big Endian mode and the chip is performing a read from external memory, the byte of data accessed at location 0x00000 is routed to PCI byte lane three and the data accessed at location 0x00000 is routed to PCI byte lane three and the data accessed at location 0x00000 is routed to PCI byte lane three and the data accessed at location 0x00000 and descending byte lanes are routed to subsequent memory locations.
Test Pins	82, 177, 180, 181, 182, 183 J1, J19, K1, L1, L2, L3	I/O	LSI Logic uses Test Pins for diagnostic testing. These pins should not be used in actual system design; they must be left floating or pulled high.

Table 4.12 External Memory Interface Pins

Symbol	Pin No. Ball No.	Туре	Description
MASO/	186 M2	0	Memory Address Strobe 0. This pin latches in the least significant address byte of an external EEPROM or flash memory. Since the SYM53C895 moves addresses eight bits at a time, this pin connects to the clock of an external bank of flip-flops that assemble up to a 20-bit address for the external memory.
MAS/1	185 M1	0	Memory Address Strobe 1. This pin latches in the address byte corresponding to address bits [15:8] of an external EEPROM or flash memory. Since the SYM53C895 moves addresses eight bits at a time, this pin connects to the clock of an external bank of flip-flops that assemble up to a 20-bit address for the external memory.
MAD[7:0]	See individual pin descriptions		The MAD[7:0] pins form the memory address/data bus. This bus is used in conjunction with the memory address strobe pins and external address latches to assemble up to a 20-bit address for an external EEPROM or flash memory. This bus puts out the most significant byte first and finishes with the least significant byte. It also writes data to a flash memory or read data into the chip from external EEPROM or flash memory. The eight signals on the MAD bus have specific functions. Refer to the individual pin descriptions below.
MAD[7:6]	69–70 N19, N20	I/O	MAD[7:6] enable different power-up options related to the external serial EEPROM interface. These options are programmed by connecting a 4.7 KΩ resistor between the appropriate MAD pin and V <sub>SS</sub> . For more information, refer to the Serial EEPROM Interface section in Chapter 2 and the Subsystem ID/Subsystem Vendor ID register descriptions in Chapter 3.  00 Vendor specific information is automatically downloaded from the serial EEPROM through GPIO0 (clock) and GPIO1 (data) and loaded into PCI configuration registers 0x2C–0x2F  01 Reserved 10 No download is performed, however, the PCI configuration registers 0x2C–0x2F are now writable.  11 Vendor-specific information is automatically downloaded from the EEPROM through GPIO0 (data) and GPIO1 (clock) and loaded into PCI configuration registers 0x2C–0x2F.

Table 4.12 External Memory Interface Pins (Cont.)

MAD5	71 M18	I/O	The MAD5 pin enables/disables the 4 Kbytes of internal RAM on the SYM53C895. Pull this pin high to enable the SCRIPTS RAM (default), and pull it low (with a 4 K $\Omega$ resistor) to disable the SCRIPTS RAM.
MAD4	72 M19	I/O	The MAD4 pin is reserved and should be pulled up. It may be used by LSI Logic in future devices.
MAD[3:1]	74–76 M20, L19, L20,	I/O	The MAD[3:1] pins set the size of the external parallel ROM device attached to the SYM53C895. Encoding for these pins is listed below (0 indicates a pull-down resistor is attached, 1 indicates a pull-up resistor is attached).  000 16 Kbytes 001 32 Kbytes 010 64 Kbytes 011 128 Kbytes 100 256 Kbytes 101 512 Kbytes 101 512 Kbytes 110 1024 Kbytes 111 No external memory present
MAD0	77 K20	I/O	MAD0 is the slow ROM pin. When pulled down, it enables two extra clock cycles of data access time. This accommodates a 200 ns memory device on the MAD bus. When the pin is high, a 150 ns or faster memory device must be used.
MWE/	188 N2	0	Memory Write Enable. This pin writes the enable signal to an external flash memory.
MOE/	189 N3	0	Memory Output Enable. This pin is used as an output enable signal to an external EEPROM or flash memory during read operations.
MCE/	191, R1	0	Memory Chip Enable. This pin is used as a chip enable signal to an external EEPROM or flash memory device.

## Draft xx/xx/xx

# Chapter 5 Registers

This chapter contains descriptions of the PCI registers and the SYM53C895 operating registers. The terms "set" and "assert" refer to bits that are programmed to a binary one. Similarly, the terms "deassert," "clear" and "reset" refer to bits that are programmed to a binary zero. Reserved bit functions may be changed at any time. These bits should never be set by the user. Unless otherwise indicated, all bits in registers are active high, which means the feature is enabled by setting the bit. The bottom row of every register diagram shows the default register values that are enabled after the chip is powered on or reset.

This chapter includes these topics:

Section 5.1, "PCI Configuration Registers," page 5-1

Section 5.2, "SCSI Registers," page 5-15

# 5.1 PCI Configuration Registers

Table 5.1 shows the PCI configuration registers implemented by the SYM53C895. Addresses 0x40 through 0x7F are not defined.

All PCI-compliant devices, such as the SYM53C895, must support the Vendor ID, Device ID, Command, and Status Registers. Support of other PCI-compliant registers is optional. In the SYM53C895, registers that are not supported are not writable and return all zeroes when read. Only those registers and bits that are currently supported by the SYM53C895 are described in this chapter. For more detailed information on PCI registers, please see the *PCI Local Bus Specification, Revision 2.1*.

Table 5.1 **PCI Configuration Register Map** 

31 16 15 0

Devi	ce ID	Vend	0x00					
Sta	atus	Com	mand	0x04				
	Class Code		Revision ID (Rev ID)	0x08				
Not Supported	Header Type	Latency Timer	Cache Line Size	0x0C				
	Base Address Zero (I/O) <sup>1</sup>							
	Base Address	One (Memory) <sup>2</sup>		0x14				
	RAM Base Address <sup>3</sup>							
	Not Supported							
	Not Supported							
	Not Su	pported		0x24				
	Rese	erved		0x28				
Subsys	stem ID	Subsystem	Vendor ID	0x2C				
	Expansion ROM	I Base Address <sup>4</sup>		0x30				
	Reserved							
	Rese	erved		0x38				
Max_Lat	Min_Gnt	Interrupt Pin	0x3C <sup>5</sup>					

- 1. I/O Base is supported.
- 2. Memory Base is supported.
- 3. This register powers up enabled and can be disabled by pull-down resistors on the MAD5 pin.
  4. If expansion memory is enabled through pull-down resistors on the MAD[7:0] bus.
- 5. Addresses 0x40 to 0x7F are not defined. All unsupported registers are not writable and return all zeros when read. Reserved registers also return zeros when read.

Register: 0x00-0x01

Vendor ID Read Only

15															0
	VID[15:0]														
0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0


VID[15:0] Vendor ID

[15:0]

This 16-bit register identifies the manufacturer of the device. The Vendor ID is 0x1000.

Register: 0x02-0x03

Device ID Read Only



DID[15:0] Device ID

[15:0]

This 16-bit register identifies the particular device. The SYM53C895 Device ID is 0x000C.

Register: 0x04-0x05

Command Read/Write

15	i					9	8	7	6	5	4	3	2	1	0
			R				SE	R	EPER	R	WIE	R	EBM	EMS	EIS
х	х	x	х	х	х	х	0	х	0	х	0	х	0	0	0

The SCSI Command Register provides coarse control over a device's ability to generate and respond to PCI cycles. When a zero is written to this register, the SYM53C895 is logically disconnected from the PCI bus for all accesses except configuration accesses.

SE	SERR/ Enable This bit enables the SERR/ driver. SERR/ is disabled when this bit is cleared. The default value of this bit is zero. This bit and bit 6 must be set to report address parity errors.
R	Reserved
EPER	Enable Parity Error Response  This bit allows the SYM53C895 to detect parity errors on the PCI bus and report these errors to the system. Only data parity checking is enabled and disabled with this bit. The SYM53C895 always generates parity for the PCI bus.
R	Reserved
WIE	Write and Invalidate Enable This bit allows the SYM53C895 to generate write and invalidate commands on the PCI bus. The WIE bit in the DMA Control (DCNTL) register must also be set for the device to generate Memory Write and Invalidate commands.
R	Reserved
EBM	Enable Bus Mastering  This bit controls the ability of the SYM53C895 to act as a master on the PCI bus. A value of zero disables this device from generating PCI bus master accesses. A value of one allows the SYM53C895 to behave as a bus master. The device must be a bus master in order to fetch SCRIPTS instructions and transfer data.
EMS	Enable Memory Space  This bit controls the ability of the SYM53C895 to respond to memory space accesses. A value of zero (0) disables the device response. A value of one (1) allows the SYM53C895 to respond to memory space accesses at the address range specified by the Base Address One (Memory) and RAM Base Address registers in the PCI configuration space.

[15:9]

R

Reserved

This bit controls the SYM53C895 response to I/O space accesses. A value of zero disables the device response. A value of one allows the SYM53C895 to respond to I/O space accesses at the address range specified by the Base Address Register Zero (I/O) register in the PCI configuration space.

Register: 0x06-0x07

Status Read/Write

15	14	13	12	11	10	9	8	7		5	4	3			0
DPE	SSE	RMA	RTA	R	DT[	1:0]	DPP		R		NC		F	₹	
0	0	0	0	х	0	0	0	х	х	х	1	х	х	х	х

Reads to this register behave normally. Writes are slightly different in that bits can be cleared, but not set. A bit is cleared whenever the register is written, and the data in the corresponding bit location is a one. For instance, to clear bit 15 and not affect any other bits, write the value 0x8000 to the register.

# DPE Detected Parity Error (from Slave) 15

This bit is set by the SYM53C895 whenever it detects a data parity error, even if data parity error handling is disabled.

#### SSE Signaled System Error

14

This bit is set whenever the device asserts the SERR/ signal.

### RMA Received Master Abort (from Master)

13

A master device should set this bit whenever its transaction (except for Special Cycle) is terminated with Master Abort.

#### RTA Received Target Abort (from Master)

12

A master device should set this bit whenever its transaction is terminated by target abort.

# DT[10:9] DEVSEL/ Timing

[10:9]

These bits encode the timing of DEVSEL/. These are encoded as:

0b00	Fast
0b01	Medium
0b10	Slow
0b11	Reserved.

These bits are read-only and should indicate the slowest time that a device asserts DEVSEL/ for any bus command except Configuration Read and Configuration Write. The SYM53C895 supports a value of 0b01.

# DPR Data Parity Error Reported

8

This bit is set when the following conditions are met:

- The bus agent asserted PERR/ itself or observed PERR/ asserted;
- The agent setting this bit acted as the bus master for the operation in which the error occurred and;
- The Parity Error Response bit in the Command register is set.

## R Reserved [7:0]

Register: 0x08
Revision ID (Rev ID)

**Read Only** 

7 0
RID[7:0]
0 0 0 0 X X X X


## RID[7:0] Revision ID

[7:0]

This register specifies a device specific revision identifier. The upper nibble is always set to 0x0000. The lower nibble reflects the current revision level of the device. It should have the same value as the Chip Revision Level bits in the CTEST3 register.

Register: 0x09-0x0B

Class Code Read Only



## CC[23:0] Class Code

[23:0]

This 24-bit register identifies the generic function of the device. The upper byte of this register is a base class code, the middle byte is a subclass code, and the lower byte identifies a specific register-level programming interface. The value of this register is 0x010000, which identifies a SCSI controller.

Register: 0x0C Cache Line Size Read/Write

7							0
			CLS	[7:0]			
0	0	0	0	0	0	0	0

# CLS[7:0] Cache Line Size

[7:0]

This register specifies the system cache line size in units of 32-bit words. Cache mode is enabled and disabled by the Cache Line Size Enable (CLSE) bit, bit 7 in the DCNTL register. Setting this bit causes the SYM53C895 to align to cache line boundaries before allowing any bursting, except during memory moves in which the read and write addresses are not aligned to a burst size boundary. For more information on this register, see Section 3.3.1, "Support for PCI Cache Line Size Register".

Register: 0x0D Latency Timer Read/Write

7							0
			LT[	7:0]			
0	0	0	0	0	0	0	0

# LT[7:0] Latency Timer


[7:0]

The Latency Timer register specifies, in units of PCI bus clocks, the value of the Latency Timer for this PCI bus master. The SCSI functions of the SYM53C895 support this timer. All eight bits are writable, allowing latency values of 0–255 PCI clocks. Use the following equation to calculate an optimum latency value for the SCSI functions of the SYM53C895.

Latency = 2 + (Burst Size \* (typical wait states + 1))

Values greater than optimum are also acceptable.

Register: 0x0E Header Type Read Only



# HT[7:0] Header Type


[7:0]

This 8-bit register identifies the layout of bytes 0x10 through 0x3F in the configuration space and also whether or not the device contains multiple functions. The value of this register is 0x00.

Register: 0x10-0x13

Base Address Register Zero (I/O)

Read/Write



# BARZ[31:0] Base Address Register Zero - I/O

[31:0]

This 32-bit base address register maps the operating register set into I/O space. Bit 1 is reserved and returns a zero on all reads, and the other bits are used to map the device into I/O space. For detailed information on the operation of this register, refer to the *PCI Local Bus Specification, Revision 2.1.* 

Register: 0x14-0x17 Base Address One (Memory)

Read/Write

31 0 BARO[31:0] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

# BARO[31:0] Base Address One - Memory

[31:0]

This 32-bit base address register maps the operating register set into memory space. Bit 0 is hardwired to zero. For detailed information on the operation of this register, refer to the *PCI Local Bus Specification*, *Revision 2.1*.

Register: 0x18-0x1B

**RAM Base Address** 

Read/Write

31																															0
														RA	MB	A[3	1:0]														
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## RAMBA[31:0] RAM Base Address

[31:0]

This 32-bit base address register holds the memory base address of the 4 Kbytes internal RAM. The user can read this register through the SCRATCHB register in the operating register set when bit 3 of the CTEST2 register is set.

Register: 0x1C-0x1F

**Not Supported** 

Register: 0x20-0x23

**Not Supported** 

Register: 0x24-0x27


**Not Supported** 

Register: 0x28-0x31

Reserved

Register: 0x2C-0x2D Subsystem Vendor ID

**Read Only** 



# SVID[15:0] Subsystem Vendor ID

[15:0]

This 16-bit register uniquely identifies the vendor manufacturing the add-in board or subsystem where this PCI device resides. It provides a mechanism for an add-in card vendor to distinguish its cards from another

vendor cards, even if the cards have the same PCI controller installed on them (and therefore the same Vendor ID and Device ID).

If the external serial EEPROM interface is enabled, this register is automatically loaded at power-up from the external serial EEPROM and contains the value downloaded from the serial EEPROM or a value of 0x0000 if the download fails. All of the bits in this register are cleared if serial EEPROM access is not enabled.

The 16-bit value that should be stored in the external serial EEPROM for this register is the vendor PCI Vendor ID and must be obtained from the PCI Special Interest Group (SIG). Refer to Section 2.6.2, "Serial EEPROM Interface" for more information on downloading a value for this register.

Register: 0x2E-0x2F

Subsystem ID Read Only

15															0
SID[15:0]															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## SID[15:0] Subsystem ID

[15:0]


This 16-bit register uniquely identifies the add-in board or subsystem where the SYM53C895 resides. It provides a mechanism for an add-in card vendor to distinguish between its cards that use the same PCI controller installed on them (and therefore the same Vendor ID and Device ID).

If the external serial EEPROM interface is enabled, this register is automatically loaded at power-up from the external serial EEPROM and contains the value downloaded from the serial EEPROM or a value of 0x0000 if the download fails. All of the bits in this register are cleared if the serial EEPROM access is not enabled. Refer to Section 2.6.2, "Serial EEPROM Interface" for additional information on downloading a value for this register.

In some operating system implementations, Bit 15 of this register indicates whether the SYM53C895 is being controlled by Symbios software or by a different device driver. A value of 0 indicates that the Symbios software controls the chip, and a value of 1 indicates another driver.

Register: 0x30-0x33
Expansion ROM Base Address
Read/Write

Read/Write



## ERBA[31:0] Expansion ROM Base Address

[31:0]

This four-byte register handles the base address and size information for the expansion ROM. It functions exactly like the Base Address Register Zero (I/O) and Base Address One (Memory) registers, except that the encoding of the bits is different. The upper 21 bits correspond to the upper 21 bits of the expansion ROM base address

The Expansion ROM Enable bit, bit 0, is the only bit defined in this register. This bit controls whether or not the device accepts accesses to its expansion ROM. When the bit is set, address decoding is enabled, and a device is used with or without an expansion ROM depending on the system configuration. To access the external memory interface, also set the Memory Space bit in the Command register.

The host system detects the size of the external memory by first writing the Expansion ROM Base Address register with all ones and then reading back the register. The SCSI functions of the SYM53C895 respond with zeros in all don't care locations. The ones in the remaining bits represent the binary version of the external memory size. For example, to indicate an external memory size of 32 Kbytes, this register, when written with ones and read back, returns ones in the upper 17 bits.

Register: 0x34-0x3B

Reserved

Register: 0x3C Interrupt Line Read/Write


7							0			
	IL[7:0]									
0	0	0	0	0	0	0	0			

#### IL[7:0] Interrupt Line

[7:0]

This register communicates interrupt line routing information. POST software writes the routing information into this register as it configures the system. The value in this register tells which input of the system interrupt controller(s) the device interrupt pin is connected to. Values in this register are specified by system architecture.

Register: 0x3D Interrupt Pin Read Only



## IP[7:0] Interrupt Pin

[7:0]

This register specifies the interrupt pin that the device uses. Its value is set to 0x01 for the INTA/ signal.

Min\_Gnt Read Only


7							0	
MG[7:0]								
0	0	0	1	0	0	0	1	

## MG[7:0] Min\_Gnt [7:0]

This register specifies the desired settings for latency timer values. Min\_Gnt specifies how long a burst period the device needs. The value specified in these registers is in units of 0.25 microseconds. The SYM53C895 sets this register to 0x11.

Register: 0x3F

Max\_Lat Read Only



## ML[7:0] Max\_Lat [7:0]

This register specifies the desired settings for latency timer values. Max\_Lat specifies how often the device needs to gain access to the PCI bus. The value specified in these registers is in units of 0.25 microseconds. The SYM53C895 SCSI function sets this register to 0x40.

# 5.2 SCSI Registers

Table 5.2, the register map, lists registers by operating address.

Note: The only register that the host CPU can access while the

SYM53C895 is executing SCRIPTS is the ISTAT register. Attempts to access other registers interferes with the operation of the chip. However, all operating registers are accessible with SCRIPTS. All read data is synchronized and stable when presented to the PCI bus.

Note: The SYM53C895 cannot fetch SCRIPTS instructions from the operating register space. Instructions must be fetched from system memory or the internal SCRIPTS RAM.

Table 5.2 SCSI Register Map

SCNTL3	SCNTL2	SCNTL1	SCNTL0	0x00			
GPREG	SDID	SXFER	SCID	0x04			
SBCL	SSID	SOCL	SFBR	0x08			
SSTAT2	SSTAT1	SSTAT0	DSTAT	0x0C			
	•	DSA	•	0x10			
	RESERVED	)	ISTAT	0x14			
CTEST3	CTEST2	CTEST1	RESERVED	0x18			
	•	TEMP	•	0x1C			
CTEST6	CTEST5	CTEST4	DFIFO	0x20			
DCMD		DBC		0x24			
	•	DNAD		0x28			
		DSP		0x2C			
		DSPS		0x30			
		SCRATCH A		0x34			
DCNTL	SBR	DIEN	DMODE	0x38			
	•	ADDER		0x3C			
SIST1	SIST0	SIEN1	SIEN0	0x40			
GPCNTL	MACNTL	SWIDE	SLPAR	0x44			
RPID1	RPID0	STIME1	STIME0	0x48			
STEST3	STEST2	STEST1	STEST0	0x4C			
Reserved	STEST4	S	IDL	0x50			
RESER	RVED	S	ODL	0x54			
RESER	RVED	SI	BDL	0x58			
		SCRATCH B		0x5C			
		SCRATCHC		0x60			
		SCRATCHD		0x64			
		SCRATCHE		0x68			
		0x6C					
	SCRATCHG						
	SCRATCHH						
	SCRATCHI						
		SCRATCHJ		0x7F			

SCSI Control Zero (SCNTL0)

Read/Write

7	6	5	4	3	2	1	0
ARB	1[1:0]	START	WATN	EPC	R	AAP	TRG
1	1	0	0	0	х	0	0

## ARB1[1:0] Arbitration Mode Bits 1 and 0

[7:6]

ARB1	ARB0	Arbitration Mode
0	0	Simple arbitration
0	1	Reserved
1	0	Reserved
1	1	Full arbitration, selection/reselection

#### **Simple Arbitration**

- The SYM53C895 waits for a bus free condition to occur.
- It asserts SBSY/ and its SCSI ID (contained in the SCSI Chip ID (SCID) register) onto the SCSI bus. If the SSEL/ signal is asserted by another SCSI device, the SYM53C895 deasserts SBSY/, deasserts its ID and sets the Lost Arbitration bit (bit 3) in the SSTAT0 register.
- After an arbitration delay, the CPU should read the SBDL register to check if a higher priority SCSI ID is present. If no higher priority ID bit is set, and the Lost Arbitration bit is not set, the SYM53C895 has won arbitration.
- 4. Once the SYM53C895 has won arbitration, SSEL/ must be asserted by using the SCSI Output Control Latch (SOCL) for a bus clear plus a bus settle delay (1.2 μs) before a low-level selection can be performed.

#### Full Arbitration, Selection/Reselection

- 1. The SYM53C895 waits for a bus free condition.
- 2. It asserts SBSY/ and its SCSI ID (the highest priority ID stored in the SCID register) onto the SCSI bus.
- If the SSEL/ signal is asserted by another SCSI device or if the SYM53C895 detects a higher priority ID, the SYM53C895 deasserts SBSY, deasserts its ID, and waits until the next bus free state to try arbitration again.
- 4. The SYM53C895 repeats arbitration until it wins control of the SCSI bus. When it has won, the Won Arbitration bit is set in the SSTAT0 register, bit 2.
- The SYM53C895 performs selection by asserting the following onto the SCSI bus: SSEL/, the target ID (stored in the SDID register), and the SYM53C895 ID (stored in the SCSI Chip ID (SCID) register).
- 6. After a selection is complete, the Function Complete bit is set in the SISTO register, bit 6.
- 7. If a selection timeout occurs, the Selection Timeout bit is set in the SIST1 register, bit 2.

#### START Start Sequence

5 stion

When this bit is set, the SYM53C895 starts the arbitration sequence indicated by the Arbitration Mode bits. The Start Sequence bit is accessed directly in low-level mode. During SCSI SCRIPTS operations, the SCRIPTS processor controls this bit. An arbitration sequence should not be started if the connected (CON) bit in the SCSI Control One (SCNTL1) register, bit 4, indicates that the SYM53C895 is already connected to the SCSI bus. This bit is automatically cleared when the arbitration sequence is complete. If a sequence is aborted, bit 4 in the SCNTL1 register should be checked to verify that the SYM53C895 did not connect to the SCSI bus.

#### WATN Select with SATN/ on a Start Sequence

4

When this bit is set and the SYM53C895 is in initiator mode, the SATN/ signal is asserted during SYM53C895 selection of a SCSI target device. This is to inform the target that the SYM53C895 has a message to send. If a

selection timeout occurs while attempting to select a target device, SATN/ is deasserted at the same time SSEL/ is deasserted. When this bit is cleared, the SATN/ signal is not asserted during selection. When executing SCSI SCRIPTS, this bit is controlled by the SCRIPTS processor, but it may be set manually in low-level mode.

## **EPC** Enable Parity Checking

3

When this bit is set, the SCSI data bus is checked for odd parity when data is received from the SCSI bus in either initiator or target mode. Parity is also checked as data goes from the SCSI FIFO to the DMA FIFO. If a parity error is detected, bit 0 of the SCSI Interrupt Status Zero (SIST0) register is set and an interrupt may be generated.

If the SYM53C895 is operating in initiator mode and a parity error is detected, SATN/ can optionally be asserted, but the transfer continues until the target changes phase. When this bit is cleared, parity errors are not reported.

#### R Reserved

2

## AAP Assert SATN/ on Parity Error

1

When this bit is set, the SYM53C895 automatically asserts the SATN/ signal upon detection of a parity error. SATN/ is only asserted in initiator mode. The SATN/ signal is asserted before deasserting SACK/ during the byte transfer with the parity error. The Enable Parity Checking bit must also be set for the SYM53C895 to assert SATN/ in this manner. A parity error is detected on data received from the SCSI bus.

If the Assert SATN/ on Parity Error bit is cleared or the Enable Parity Checking bit is cleared, SATN/ is not automatically asserted on the SCSI bus when a parity error is received.

#### TRG Target Mode

0

This bit determines the default operating mode of the SYM53C895. The user must manually set target or initiator mode. This can be done using the SCRIPTS language (SET TARGET or CLEAR TARGET). When this

bit is set, the chip is a target device by default. When this bit is cleared, the SYM53C895 is an initiator device by default.

Caution:

Writing this bit while not connected may cause the loss of a selection or reselection due to the changing of target or initiator modes.

Register: 0x01

SCSI Control One (SCNTL1)

Read/Write

7	6	5	4	3	2	1	0
EXC	ADB	DHP	CON	RST	AESP	IARB	SST
0	0	0	0	0	0	0	0

### EXC Extra Clock Cycle of Data Setup

7

When this bit is set, an extra clock period of data setup is added to each SCSI send data transfer. The extra data setup time can provide additional system design margin, though it affects the SCSI transfer rates. Clearing this bit disables the extra clock cycle of data setup time. Setting this bit only affects SCSI send operations.

#### ADB Assert SCSI Data Bus

6

When this bit is set, the SYM53C895 drives the contents of the SCSI Output Data Latch Register (SODL) onto the SCSI data bus. When the SYM53C895 is an initiator, the SCSI I/O signal must be inactive to assert the SODL contents onto the SCSI bus. When the SYM53C895 is a target, the SCSI I/O signal must be active for the SODL contents to be asserted onto the SCSI bus. The contents of the SODL register can be asserted at any time, even before the SYM53C895 is connected to the SCSI bus. This bit should be cleared when executing SCSI SCRIPTS. It is normally used only for diagnostics testing or operation in low-level mode.

# DHP Disable Halt on Parity Error or ATN (Target Only)

5

The DHP bit is only defined for target mode. When this bit is cleared, the SYM53C895 halts the SCSI data transfer when a parity error is detected or when the SATN/ signal is asserted. If SATN/ or a parity error is

received in the middle of a data transfer, the SYM53C895 may transfer up to three additional bytes before halting to synchronize between internal core cells. During synchronous operation, the SYM53C895 transfers data until there are no outstanding synchronous offsets. If the SYM53C895 is receiving data, any data residing in the DMA FIFO is sent to memory before halting.

When this bit is set, the SYM53C895 does not halt the SCSI transfer when SATN/ or a parity error is received.

#### CON Connected

4

This bit is automatically set any time the SYM53C895 is connected to the SCSI bus as an initiator or as a target. It is set after the SYM53C895 successfully completes arbitration or when it has responded to a bus initiated selection or reselection. This bit is also set after the chip wins simple arbitration when operating in low-level mode. When this bit is cleared, the SYM53C895 is not connected to the SCSI bus.

The CPU can force a connected or disconnected condition by setting or clearing this bit. This feature would be used primarily during loopback mode.

## RST Assert SCSI RST/ Signal

3

Setting this bit asserts the SRST/ signal. The SRST/ output remains asserted until this bit is cleared. The  $25\,\mu s$  minimum assertion time defined in the SCSI specification must be timed out by the controlling microprocessor or a SCRIPTS loop.

#### AESP Assert Even SCSI Parity (force bad parity)

2

When this bit is set, the SYM53C895 asserts even parity. It forces a SCSI parity error on each byte sent to the SCSI bus from the SYM53C895. If parity checking is enabled, then the SYM53C895 checks data received for odd parity. This bit is used for diagnostic testing and should be clear for normal operation. It can be used to generate parity errors to test error handling functions.

#### IARB Immediate Arbitration

1

Setting this bit causes the SCSI core to immediately begin arbitration once a Bus Free phase is detected following an expected SCSI disconnect. This bit is useful

for multithreaded applications. The ARB[1:0] bits in SCSI Control Zero (SCNTL0) should be set for full arbitration and selection before setting this bit.

Arbitration is retried until won. At that point, the SYM53C895 holds SBSY and SSEL asserted, and waits for a select or reselect sequence to be requested. The Immediate Arbitration bit is reset automatically when the selection or reselection sequence is completed, or times out.

An unexpected disconnect condition clears IARB without attempting arbitration. See the SCSI Disconnect Unexpected bit (SCNTL2, bit 7) for more information on expected versus unexpected disconnects.

An immediate arbitration sequence can be aborted. First, the Abort bit in the Interrupt Status (ISTAT) register should be set. Then one of two things will eventually happen:

- The Won Arbitration bit (SSTAT0 bit 2) is set. In this case, the Immediate Arbitration bit needs to be reset.
   This completes the abort sequence and disconnects the SYM53C895 from the SCSI bus. If it is not acceptable to go to Bus Free phase immediately following the arbitration phase, a low-level selection may be performed instead.
- The abort completes because the SYM53C895 loses arbitration. This can be detected by the Immediate Arbitration bit being cleared. The Lost Arbitration bit (SSTAT0 bit 3) should not be used to detect this condition. No further action needs to be taken in this case.

#### SST Start SCSI Transfer

0

This bit is automatically set during SCRIPTS execution and should not be used. It causes the SCSI core to begin a SCSI transfer and includes SREQ/SACK handshaking. The determination of whether the transfer is a send or receive is made according to the value written to the I/O bit in the SCSI Output Control Latch (SOCL) register. This bit is self-clearing. It should not be set for low-level operation.

Caution:

Writing to this register while not connected may cause the loss of a selection/reselection by clearing the Connected bit.

Register: 0x02

SCSI Control Two (SCNTL2)

Read/Write

7	6	5	4	3	2	1	0
SDU	СНМ	SLPMD	SLPHBEN	WSS	VUE0	VUE1	WSR
0	0	0	0	0	0	0	0

## SDU SCSI Disconnect Unexpected

This bit is valid in initiator mode only. When this bit is set, the SCSI core is not expecting the SCSI bus to enter the Bus Free phase. If it does, an unexpected disconnect error is generated (see the Unexpected Disconnect bit in the SISTO register, bit 2). During normal SCRIPTS mode operation, this bit is set automatically whenever the SCSI core is reselected, or successfully selects another SCSI device. The SDU bit should be reset with a register write (MOVE 0x00 TO SCNTL2) before the SCSI core expects a disconnect to occur. This occurs normally prior to sending an Abort, Abort Tag, Bus Device Reset, Clear Queue or Release Recovery message, or before deasserting SACK/ after receiving a Disconnect command or Command Complete message.

#### CHM Chained Mode

This bit determines whether or not the SCSI core is programmed for chained SCSI mode. This bit is automatically set by the Chained Block Move (CHMOV) SCRIPTS instruction and is automatically cleared by the Block Move SCRIPTS instruction (MOVE).

6

Chained mode primarily transfers consecutive wide data blocks. Using chained mode facilitates partial receive transfers and allows correct partial send behavior. When this bit is set and a data transfer ends on an odd byte boundary, the SYM53C895 stores the last byte in the SCSI Wide Residue Data Register during a receive operation, or in the SCSI Output Data Latch (SODL)

register during a send operation. This byte is combined with the first byte from the subsequent transfer so that a wide transfer can be completed.

For more information, see the "Chained Mode" section in Chapter 2, "Functional Description."

#### SLPMD SLPAR Mode Bit

5

If this bit is clear, the SCSI Longitudinal Parity (SLPAR) register functions like the SYM53C825. If this bit is set, the SLPAR register reflects the high or low byte of the SLPAR word, depending on the state of SCNTL2 bit 4. It also allows a seed value to be written to the SLPAR register.

#### SLPHBEN SLPAR High Byte Enable

4

If this bit is clear, the low byte of the SLPAR word is accessible through the SLPAR register. If this bit is set, the high byte of the SLPAR word is present in the SLPAR register.

#### WSS Wide SCSI Send

3

When read, this bit returns the value of the Wide SCSI Send (WSS) flag. Asserting this bit clears the WSS flag. This clearing function is self-clearing.

When the WSS flag is high following a wide SCSI send operation, the SCSI core is holding a byte of "chain" data in the SCSI Output Data Latch (SODL) register. This data becomes the first low-order byte sent when **married** with a high-order byte during a subsequent data send transfer.

Performing a SCSI receive operation clears this bit. Also, performing any non-wide transfer clears this bit.

#### VUE0 Vendor Unique Enhancements bit 0

2

This bit is a read only value indicating whether the group code field in the SCSI instruction is standard or vendor unique. If reset, the bit indicates standard group codes. If set, the bit indicates vendor unique group codes. The value in this bit is reloaded at the beginning of all asynchronous target receives. The default for this bit is reset.

#### VUE1 Vendor Unique Enhancements bit 1

1

This bit disables the automatic byte count reload during Block Move instructions in the command phase. If this bit is reset, the device reloads the Block Move byte count when the first byte received is one of the standard group codes. If this bit is set, the device does not reload the Block Move byte count, regardless of the group code.

#### WSR Wide SCSI Receive

0

When read, this bit returns the value of the Wide SCSI Receive (WSR) flag. Setting this bit clears the WSR flag. This clearing function is self-clearing.

The WSR flag indicates that the SCSI core received data from the SCSI bus, detected a possible partial transfer at the end of a chained or nonchained block move command, and temporarily stores the high-order byte in the SWIDE register rather than passing the byte out the DMA channel. The hardware uses the WSR status flag to determine what behavior must occur at the start of the next data receive transfer. When the flag is set, the stored data in SWIDE may be "residue" data, valid data for a subsequent data transfer, or overrun data. The byte may be read as normal data by starting a data receive transfer.

Performing a SCSI send operation clears this bit. Also, performing any nonwide transfer clears this bit.

Register: 0x03

SCSI Contr0l Three (SCNTL3)

Read/Write

7	6		4	3	2	1	0
ULTRA		SCF[2:0]		EWS		CCF[2:0]	
0	0	0	0	0	0	0	0

#### ULTRA Ultra Enable

7

Setting this bit enables Ultra SCSI or Ultra2 SCSI synchronous transfer rates. The default value of this bit is 0. This bit should remain cleared if the SYM53C895 is not operating in Ultra SCSI mode or faster.

Set this bit to achieve Ultra SCSI transfer rates in legacy systems that use an 80 MHz clock.

When this bit is set, the signal filtering period for SREQ/ and SACK/ automatically changes to 8 ns for Ultra2 SCSI or 15 ns for Ultra SCSI, regardless of the value of the Extend REQ/ACK Filtering bit in the STEST2 register.

#### SCF[2:0]

#### Synchronous Clock Conversion Factor [6:4]

These bits select the factor by which the frequency of SCLK is divided before being presented to the synchronous SCSI control logic. The bits are encoded as per Table 5.3. For synchronous receive, the output of this divider is always divided by 4 and that value determines the transfer rate. For example, if SCLK is 160 MHz, and the SCF value is set to divide by one, then the maximum synchronous receive rate is 40 MHz ((160/1)/4 = 40).

For synchronous send, the output of this divider gets divided by the transfer period (XFERP) bits in the SCSI Transfer (SXFER) register, and that value determines the transfer rate. For valid combinations of the SCF and XFERP, see Table 5.5 and Table 5.6.

Table 5.3 Synchronous Clock Conversion Factor

SCF2	SCF2 SCF1		Factor Frequency
0	0	0	SCLK/3
0	0	1	SCLK/1
0	1	0	SCLK/1.5
0	1	1	SCLK/2
1	0	0	SCLK/3
1	0	1	SCLK/4
1	1	0	SCLK/6
1	1	1	SCLK/8

For additional information on how the synchronous transfer rate is determined, refer to Chapter 2, "Functional Description".

#### **EWS**

#### **Enable Wide SCSI**

3

When this bit is cleared, all information transfer phases are assumed to be eight bits, and transmitted on SD[7:0]/, SDP0/. When this bit is asserted, data transfers are done 16 bits at a time, with the least significant byte

on SD[7:0]/, SDP/ and the most significant byte on SD[15:8]/, SDP1/. Command, Status, and Message phases are not affected by this bit.

Clearing this bit also clears the Wide SCSI Receive bit in the SCSI Control Two (SCNTL2) register, which indicates the presence of a valid data byte in the SCSI Wide Residue (SWIDE) register.

#### CCF[2:0] Clock Conversion Factor

[2:0]

These bits select the frequency of the SCLK for asynchronous SCSI operations. The bits are encoded as per Table 5.4.

Table 5.4 Asynchronous Clock Conversion Factor

CCF2	CCF1	CCF0	SCSI Clock (MHz)
0	0	0	50.01–75
0	0	1	16.67–25
0	0 1		25.01–37.5
0	1		37.51–50
1	0	0	50.01–75
1	0	1	75.01–80.00
1	1	0	120 (not normally used)
1	1	1	160 (with clock quadrupler and 40 MHz clock)

For additional information on how the synchronous transfer rate is determined, refer to Chapter 2, "Functional Description".

Register: 0x04 SCSI Chip ID (SCID)

Read/Write

7	6	5	4	3	2	1	0	
R	RRE	SRE	R	ENC[3:0]				
x	0	0	х	0	0	0	0	

#### R Reserved 7

## RRE Enable Response to Reselection

When this bit is set, the SYM53C895 is enabled to respond to bus-initiated reselection at the chip ID in the Response ID Zero (RESPID0) and Response ID One (RESPID1) registers. Note that the SYM53C895 does not automatically reconfigure itself to initiator mode as a result of being reselected.

6

[3:0]

#### SRE Enable Response to Selection

When this bit is set, the SYM53C895 is able to respond to bus-initiated selection at the chip ID in the RESPID0 and RESPID1 registers. Note that the SYM53C895 does not automatically reconfigure itself to target mode as a result of being selected.

#### R Reserved 4

#### ENC Encoded Chip SCSI ID

These bits stores the SYM53C895 encoded SCSI ID. This is the ID that the chip asserts when arbitrating for the SCSI bus. The IDs that the SYM53C895 responds to when being selected or reselected are configured in the RESPID0 and RESPID1 registers. The priority of the 16 possible IDs, in descending order is:

Highest									Lov	vest					
7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8

*5-28* 

Register: 0x05
SCSI Transfer (SXFER)

Read/Write

7		5	4				0	
TP[2:0]				MO[4:0]				
0	0	0	0	0	0	0	0	

When using Table Indirect I/O commands, bits [7:0] of this register are loaded from the I/O data structure.

For additional information on how the synchronous transfer rate is determined, refer to Chapter 2, "Functional Description".

# TP[2:0] SCSI Synchronous Transfer Period [7:5]

These bits determine the SCSI synchronous transfer period (XFERP) used by the SYM53C895 when sending synchronous SCSI data in either initiator or target mode. These bits control the programmable dividers in the chip.

For Ultra SCSI transfers, the ideal transfer period is 4, and 5 is acceptable. Setting the transfer period to a value greater than 5 is not recommended.

TP2	TP1	TP0	XFERP
0	0	0	4
0	0	1	5
0	1	0	6
0	1	1	7
1	0	0	8
1	0	1	9
1	1	0	10
1	1	1	11

Use this formula to calculate the synchronous send and receive rates. Table 5.5 and Table 5.6 show examples of possible bit combinations.

#### Formula:

Synchronous Send Rate = (SCLK/SCF) / XFERP
Synchronous Receive Rate = (SCLK/SCF) / 4

Key:

SCLK = SCSI Clock

CF = Synchronous Clock Conversion Factor, SCNTL3 bits [6:4]

XFERP = Transfer period, SXFER register bits [7:5]

Table 5.5 Examples of Synchronous Transfer Periods and Rates for SCSI-1

SCLK (MHz)	SCF (SCNTL3 bits [6:4])	XFERP (SXFER bits [7:5])	Sync Send Rate (MBytes/s)	Sync Send Period (ns)	Sync Receive Rate (MBytes/s)	Synch Receive Period (ns)
80	÷ 4	4	5	200	5	200
80	÷ 4	5	4	250	5	200
66.67	÷ 3	4	5.55	180	5.55	180
66.67	÷ 3	5	4.44	225	5.55	180
50	÷ 2	4	6.25	160	6.25	160
50	÷ 2	5	5	200	6.25	160
40	÷ 2	4	5	200	5	200
37.50	÷ 1.5	4	6.25	160	6.25	160
33.33	÷ 1.5	4	5.55	180	5.55	180
25	÷ 1	4	6.25	160	6.25	160
20	÷ 1	4	5	200	5	200
16.67	÷ 1	4	4.17	240	4.17	240

Table 5.6 Example Synchronous Transfer Periods and Rates for Fast SCSI, Ultra SCSI, and Ultra2 SCSI

SCLK (MHz)	SCF (SCNTL3 bits [6:4])	XFERP (SXFER bits [7:5])	Sync Send Rate (MBytes/s)	Sync Send Period (ns)	Sync Receive Rate (MBytes/s)	Synch Receive Period (ns)
160	÷ 1	4	40	25	40	25
80	÷ 1	4	20	50	20	50
80	÷ 2	4	10	100	10	100
66.67	÷ 1.5	4	11.11	90	11.11	90
66.67	÷ 1	5	8.88	112.5	11.11	90
50	÷ 1	4	12.5	80	12.5	80
50	÷ 1	5	10	100	12.5	80
40	÷ 1	4	10	100	10	100
37.50	÷ 1	4	9.375	106.67	9.375	106.67
33.33	÷ 1	4	8.33	120	8.33	120
25	÷ 1	4	6.25	160	6.25	160
20	÷ 1	4	5	200	5	200
16.67	÷ 1	4	4.17	240	4.17	240

## MO[4:0] Max SCSI Synchronous Offset

[4:0]

These bits describe the maximum SCSI synchronous offset used by the SYM53C895 when transferring synchronous SCSI data in either initiator or target mode. Table 5.7 describes the possible combinations and their relationship to the synchronous data offset used by the SYM53C895. These bits determine the SYM53C895 method of transfer for Data In and Data Out phases only; all other information transfers occur asynchronously.

**Table 5.7 Maximum Synchronous Offset** 

MO4	MO3	MO2	MO1	MO0	Synchronous Offset
0	0	0	0	0	0-Asynchronous
0	0	0	0	1	1
0	0	0	1	0	2

Table 5.7 **Maximum Synchronous Offset (Cont.)** MO2 MO1 MO0 MO4 MO3 **Synchronous Offset** 

SCSI Destination ID (SDID)

Read/Write

7			4	3			0
	F	२		ENC[3:0]			
х	х	х	х	0	0	0	0

R Reserved [7:4]

#### **ENC** Encoded SCSI Destination ID

[3:0]

Writing these bits sets the SCSI ID of the intended initiator or target during SCSI reselection or selection phases. When executing SCRIPTS, the SCRIPTS processor writes the destination SCSI ID to this register. The user defines the SCSI ID in a SCRIPTS SELECT or RESELECT instruction. The value written should be the binary-encoded ID value. The priority of the 16 possible IDs, in descending order, is:

	Highest										Lov	vest			
7	6	5	4	3	2	1	0	15	14	13	12	11	0	9	8

**General Purpose (GPREG)** 

Read/Write

7		5	4				0
R					GPIO[4:0]		
х	х	х	0	х	х	х	х

R Reserved [7:5]

## **GPIO**[4:0] General Purpose

[4:0]

These bits can be programmed through the GPCNTL Register to become inputs, outputs or to perform special functions. As an output, these pins can enable or disable external terminators. These signals can also be programmed as live inputs and sensed through a SCRIPTS Register to Register Move Instruction. GPIO[3:0] default as inputs and GPIO4 defaults as an output pin.

GPIO4 can be used to enable or disable  $V_{PP}$  the 12-volt power supply to the external flash memory. This bit powers up with the power to the external memory disabled.

LSI Logic Symbios software uses the GPIO0 pin to toggle SCSI device LEDs, turning on the LED whenever the SYM53C895 is on the SCSI bus. This software drives the pin low to turn on the LED or drives it high to turn off the LED.

LSI Logic Symbios software uses the GPIO[1:0] pins to support serial EEPROM access. When serial EEPROM access is enabled, GPIO1 is used as a clock and GPIO0 is used as data.

SCSI First Byte Received (SFBR)

Read/Write

7							0
			1B[	7:0]			
0	0	0	0	0	0	0	0

This register contains the first byte received in any asynchronous information transfer phase. For example, when the SYM53C895 is operating in initiator mode, this register contains the first byte received in the Message In, Status, and Data In phases.

When a Block Move instruction is executed for a particular phase, the first byte received is stored in this register - even if the present phase is the same as the last phase. The first byte received value for a particular input phase is not valid until after a MOVE instruction is executed.

This register is also the accumulator for register read-modify-writes with the SFBR as the destination. This allows bit testing after an operation.

The SFBR is not writable through the CPU, and therefore not by a Memory Move. The Load instruction may not be used to write to this register. However, it can be loaded by using SCRIPTS Read/Write operations. To load the SFBR with a byte stored in system memory, the byte must first be moved to an intermediate SYM53C895 register (such as the SCRATCH register), and then to the SFBR.

This register also contains the state of the lower eight bits of the SCSI data bus during the selection phase if the COM bit in the DCNTL register is clear.

SCSI Output Control Latch (SOCL)

Read /Write

7	6	5	4	3	2	1	0
REQ	ACK	BSY	SEL	ATN	MSG	C/D	I/O
0	0	0	0	0	0	0	0

REQ	Assert SCSI REQ/ Signal	7
ACK	Assert SCSI ACK/ Signal	6
BSY	Assert SCSI BSY/ Signal	5
SEL	Assert SCSI SEL/ Signal	4
ATN	Assert SCSI ATN/ Signal	3
MSG	Assert SCSI MSG/ Signal	2
C/D	Assert SCSI C_D/ Signal	1
I/O	Assert SCSI I_O/ Signal	0

This register is used primarily for diagnostic testing or programmed I/O operation. The SCRIPTS processor controls this register when executing SCSI SCRIPTS. SOCL should only be used when transferring data through programmed I/O. Some bits are set (1) or reset (0) when executing SCSI SCRIPTS. Do not write to the register once the SYM53C895 starts executing normal SCSI SCRIPTS.

Register: 0x0A SCSI Selector ID (SSID)

**Read Only** 

	7	6	5	4	3	2	1	0
	VAL		R			ENIC	0[3:0]	
ĺ	0	х	х	х	0	0	0	0

#### VAL SCSI Valid

If VAL is asserted, the two SCSI IDs were detected on the bus during a bus-initiated selection or reselection, and the encoded destination SCSI ID bits below are valid. If VAL is deasserted, only one ID was present and the contents of the encoded destination ID are meaningless. R Reserved [6:4]

## ENID Encoded SCSI Destination ID [3:0]

Reading the SSID register immediately after the SYM53C895 has been selected or reselected returns the binary-encoded SCSI ID of the device that performed the operation. These bits are invalid for targets that are selected under the single initiator option of the SCSI-1 specification. This condition can be detected by examining the VAL bit above.

Register: 0x0B

SCSI Bus Control Lines (SBCL)

**Read Only** 

7	6	5	4	3	2	1	0
REQ	ACK	BSY	SEL	ATN	MSG	C/D	I/O
Х	х	х	Х	Х	х	Х	х

REQ	SREQ/ Status	7
ACK	SACK/ Status	6
BSY	SBSY/ Status	5
SEL	SSEL/ Status	4
ATN	SATN/ Status	3
MSG	SMSG/ Status	2
C/D	SC_D/ Status	1
I/O	SI_O/ Status	0

When read, this register returns the SCSI control line status. A bit is set when the corresponding SCSI control line is asserted. These bits are not latched. They are a true representation of what is on the SCSI bus at the time the register is read. The resulting read data is synchronized before being presented to the PCI bus to prevent parity errors from being passed to the system. This register can be used for diagnostics testing or operation in low-level mode.

Register: 0x0C DMA Status (DSTAT)

**Read Only** 

7	6	5	4	3	2	1	0
DFE	MDPE	BF	ABRT	SSI	SIR	R	IID
1	0	0	0	0	0	х	0

Reading this register clears any bits that are set at the time the register is read, but does not necessarily clear the register because additional interrupts may be pending (the SYM53C895 stacks interrupts). The DIP bit in the ISTAT register is also cleared. DMA interrupt conditions may be individually masked through the DIEN register.

When performing consecutive 8-bit reads of the DSTAT, SIST0, and SIST1 registers (in any order), insert a delay equivalent to 12 CLK periods between the reads to ensure that the interrupts clear properly. Refer to Chapter 2, "Functional Description" for more information on interrupts.

#### DFE DMA FIFO Empty

7

This status bit is set when the DMA FIFO is empty. It may be used to determine if any data resides in the FIFO when an error occurs and an interrupt is generated. This bit is a pure status bit and does not cause an interrupt.

#### MDPE Master Data Parity Error

6

This bit is set when the SYM53C895 as a master detects a data parity error, or a target device signals a parity error during a data phase. The Master Parity Error Enable bit (bit 3 of CTEST4) completely disables this MDPE bit 6.

#### BF Bus Fault

5

This bit is set when a PCI bus fault condition is detected. A PCI bus fault can only occur when the SYM53C895 is bus master, and is defined as a cycle that ends with a Bad address or Target Abort Condition.

#### ABRT Aborted

4

This bit is set when an abort condition occurs. An abort condition occurs when a software abort command is issued by setting bit 7 of the Interrupt Status (ISTAT) register.

SSI	Single-Step Interrupt
	If the Single-Step Mode bit in the DMA Control (DCNTL) register is set, this bit is set and an interrupt generated after successful execution of each SCRIPTS instruction.
SIR	SCRIPTS Interrupt Instruction Received  This status bit is set whenever an Interrupt instruction is

## R Reserved 1

#### IID Illegal Instruction Detected

evaluated as true.

This status bit is set any time an illegal or Reserved instruction op code is detected, whether the SYM53C895 is operating in single-step mode or automatically executing SCSI SCRIPTS. Any of the following conditions during instruction execution also sets this bit:

0

- The SYM53C895 is executing a Wait Disconnect instruction and the SCSI REQ line is asserted without a disconnect occurring.
- A Block Move instruction is executed with 0x000000 loaded into the DBC register, indicating that zero bytes are to be moved.
- During a Transfer Control instruction, the Compare
  Data (bit 18) and Compare Phase (bit 17) bits are set
  in the DMA Byte Counter (DBC) register while the
  SYM53C895 is in target mode.
- During a Transfer Control instruction, the Carry Test bit (bit 21) is set and either the Compare Data (bit 18) or Compare Phase (bit 17) bit is set.
- A Transfer Control instruction is executed with the Reserved bit 22 set
- A Transfer Control instruction is executed with the Wait for Valid phase bit (bit 16) set while the chip is in target mode.
- A Load/Store instruction is issued with the memory address mapped to the operating registers of the chip, not including ROM or RAM.
- A Load/Store instruction is issued when the register address is not aligned with the memory address.

- A Load/Store instruction is issued with bit 5 in the DCMD register clear or bits 3 or 2 set.
- A Load/Store instruction is issued when the count value in the DBC register is not set at 1 to 4.
- A Load/Store instruction attempts to cross a dword boundary.
- A Memory Move instruction is executed with one of the Reserved bits in the DCMD register set.
- A Memory Move instruction is executed with the source and destination addresses not byte-aligned.

SCSI Status Zero (SSTAT0)

**Read Only** 

7	6	5	4	3	2	1	0
ILF	ORF	OLF	AIP	LOA	WOA	RST	SDP0/
0	0	0	0	0	0	0	0

#### ILF SIDL Least Significant Byte Full

This bit is set when the least significant byte in the SCSI Input Data Latch register (SIDL) contains data. Data is transferred from the SCSI bus to the SCSI Input Data Latch register before being sent to the DMA FIFO and then to the host bus. The SIDL register contains SCSI data received asynchronously. Synchronous data received does not flow through this register.

#### ORF SODR Least Significant Byte Full

This bit is set when the least significant byte in the SCSI Output Data Register (SODR, a hidden buffer register which is not accessible) contains data. The SODR register is used by the SCSI logic as a second storage register when sending data synchronously. It cannot be read or written by the user. Use this bit to determine how many bytes reside in the chip when an error occurs.

## OLF SODL Least Significant Byte Full

This bit is set when the least significant byte in the SCSI Output Data Latch (SODL) contains data. The SODL register is the interface between the DMA logic and the SCSI bus. In synchronous mode, data is transferred from

5

the host bus to the SODL register, and then to the SCSI Output Data Register (SODR, a hidden buffer register which is not accessible) before being sent to the SCSI bus. In asynchronous mode, data is transferred from the host bus to the SODL register, and then to the SCSI bus. The SODR buffer register is not used for asynchronous transfers. Use this bit to determine how many bytes reside in the chip when an error occurs.

#### AIP Arbitration in Progress

4

Arbitration in Progress (AIP = 1) indicates that the SYM53C895 has detected a Bus Free condition, asserted SBSY, and asserted its SCSI ID onto the SCSI bus.

#### LOA Lost Arbitration

3

When set, LOA indicates that the SYM53C895 has detected a bus free condition, arbitrated for the SCSI bus, and lost arbitration due to another SCSI device asserting the SEL/ signal.

#### WOA Won Arbitration

2

When set, WOA indicates that the SYM53C895 has detected a Bus Free condition, arbitrated for the SCSI bus and won arbitration. The arbitration mode selected in the SCNTL0 register must be full arbitration and selection for this bit to be set.

### RST/ SCSI RST/ Signal

1

This bit reports the current status of the SCSI RST/ signal, and the RST signal (bit 6) in the ISTAT register. This bit is not latched and may be changing when read.

#### SDP0/ SCSI SDP0/ Parity Signal

0

This bit represents the active high current status of the SCSI SDP0/ parity signal. This signal is not latched and may be changing as it is read.

SCSI Status One (SSTAT1)

**Read Only** 

7	6	5	4	3	2	1	0
FF3	FF2	FF1	FF0	SDP0L	MSG	C/D	I/O
0	0	0	0	х	х	х	х

# FF[3:0] (FIFO Flags) [7:4]

These four bits, along with SSTAT2 bit 4, define the number of bytes or words that currently reside in the SYM53C895 SCSI synchronous data FIFO. These bits are not latched, and they change as data moves through the FIFO.

Rytes or

FF4 (SSTAT2 bit 4)	FF3	FF2	FF1	FF0	Words in the SCSI FIFO
0	0	0	0	0	0
0	0	0	0	1	1
0	0	0	1	0	2
0	0	0	1	1	3
0	0	1	0	0	4
0	0	1	0	1	5
0	0	1	1	0	6
0	0	1	1	1	7
0	1	0	0	0	8
0	1	0	0	1	9
0	1	0	1	0	10
0	1	0	1	1	11
0	1	1	0	0	12
0	1	1	0	1	13
0	1	1	1	0	14
0	1	1	1	1	15
1	0	0	0	0	16

FF4 (SSTAT2 bit 4)	FF3	FF2	FF1	FF0	Bytes or Words in the SCSI FIFO
1	0	0	0	1	17
1	0	0	1	0	18
1	0	0	1	1	19
1	0	1	0	0	20
1	0	1	0	1	21
1	0	1	1	0	22
1	0	1	1	1	23
1	1	0	0	0	24
1	1	0	0	1	25
1	1	0	1	0	26
1	1	0	1	1	27
1	1	1	0	0	28
1	1	1	0	1	29
1	1	1	1	0	30
1	1	1	1	1	31

## SDP0L Latched SCSI Parity

3

Dutos or

This bit reflects the SCSI parity signal (SDP0/), corresponding to the data latched in the SCSI Input Data Latch register (SIDL). It changes when a new byte is latched into the least significant byte of the SIDL register. This bit is active high, in other words, it is set when the parity signal is active.

# MSG SCSI MSG/ Signal 2 C/D SCSI C\_D/ Signal 1 I/O SCSI I\_O/ Signal 0

These SCSI phase status bits are latched on the asserting edge of SREQ/ when operating in either initiator or target mode. These bits are set when the corresponding signal is active. They are useful when

operating in low-level mode.

SCSI Status Two (SSTAT2)

Read Only

7	6	5	4	3	2	1	0
ILF1	ORF1	OLF1	FF4	SPL1	DM	LDSC	SDP1
0	0	0	0	х	х	1	х

#### LF1 SIDL Most Significant Byte Full

This bit is set when the most significant byte in the SCSI Input Data Latch register (SIDL) contains data. Data is transferred from the SCSI bus to the SCSI Input Data Latch register before being sent to the DMA FIFO and then to the host bus. The SIDL register contains SCSI data received asynchronously. Synchronous data received does not flow through this register.

6

5

#### ORF1 SODR Most Significant Byte Full

This bit is set when the most significant byte in the SCSI Output Data Register (SODR, a hidden buffer register which is not accessible) contains data. The SODR register is used by the SCSI logic as a second storage register when sending data synchronously. It is not accessible to the user. Use this bit to determine how many bytes reside in the chip when an error occurs.

#### OLF1 SODL Most Significant Byte Full

This bit is set when the most significant byte in the SCSI Output Data Latch (SODL) contains data. The SODL register is the interface between the DMA logic and the SCSI bus. In synchronous mode, data is transferred from the host bus to the SODL register, and then to the SCSI Output Data Register (SODR, a hidden buffer register which is not accessible) before being sent to the SCSI bus. In asynchronous mode, data is transferred from the host bus to the SODL register, and then to the SCSI bus. The SODR buffer register is not used for asynchronous transfers. Use this bit to determine how many bytes reside in the chip when an error occurs.

#### FF4 FIFO Flags bit 4

This is the most significant bit in the SCSI FIFO Flags field, with the reset of the bits in SSTAT1. For a complete description of this field, see the definition for SSTAT1 bits [7:4].

#### SPL1 Latched SCSI parity for SD[15:8]

This active high bit reflects the SCSI odd parity signal corresponding to the data latched into the most significant byte in the SIDL register.

#### DM **DIFFSENS Mismatch**

This bit is set when the DIFFSENS pin detects a singleended or low voltage differential SCSI operating voltage level while the SYM53C895 is operating in high-power differential mode (by setting the DIF bit in the STEST2 register). If this bit is reset, the DIFFSENS value matches the DIF bit setting.

#### **LDSC Last Disconnect**

This status bit is used in conjunction with the Connected (CON) bit in SCNTL1 and allows the user to detect the case in which a target device disconnects, and then another SCSI device selects or reselects, the SYM53C895. If the Connected bit is asserted and the LDSC bit is asserted, a disconnect has occurred. This bit is set when the Connected bit in SCNTL1 is cleared. This bit is cleared when a Block Move instruction is executed while the Connected bit in SCNTL1 is set.

#### SDP1 SCSI SDP1 Signal

This bit represents the active-high current state of the SCSI SDP1 parity signal. It is unlatched and may be changing as it is read.

SCSI Registers 5-45

3

2

4

0

Register: 0x10-0x13
Data Structure Address (DSA)
Read/Write

This 32-bit register contains the base address used for all table indirect calculations. The DSA register is usually loaded prior to starting an I/O, but it is possible for a SCRIPTS Memory Move to load the DSA during the I/O.

During any Memory to Memory Move operation, the contents of this register are preserved. The power-up value of this register is indeterminate.

Register: 0x14
Interrupt Status (ISTAT)
Read/Write

7	6	5	4	3	2	1	0
ABRT	SRST	SIGP	SEM	CON	INTF	SIP	DIP
0	0	0	0	0	0	0	0

This is the only register that can be accessed by the host CPU while the SYM53C895 is executing SCRIPTS (without interfering in the operation of the SYM53C895). It may be used to poll for interrupts if hardware interrupts are disabled. If there are stacked interrupts pending, read this register after servicing an interrupt to check for stacked interrupts. For more information on interrupt handling refer to Chapter 2, "Functional Description".

#### ABRT Abort Operation

7

Setting this bit aborts the current operation being executed by the SYM53C895. If this bit is set and an interrupt is received, clear this bit before reading the DMA Status (DSTAT) register to prevent further aborted interrupts from being generated. The sequence to abort any operation is:

- 1. Set this bit.
- 2. Wait for an interrupt.
- 3. Read the ISTAT register.

- 4. If the SCSI Interrupt Pending bit is set, then read the SCSI Interrupt Status Zero (SIST0) or SCSI Interrupt Status One (SIST1) register to determine the cause of the SCSI Interrupt and go back to Step 2.
- If the SCSI Interrupt Pending bit is clear, and the DMA Interrupt Pending bit is set, then write 0x00 value to this register.
- Read the DMA Status (DSTAT) register to verify the aborted interrupt and to see if any other interrupting conditions have occurred.

#### SRST Software Reset

6

Setting this bit resets the SYM53C895. All operating registers are cleared to their respective default values and all SCSI signals are deasserted. Setting this bit does not cause the SCSI RST/ signal to be asserted. This reset does not clear the 53C700 ID Mode bit or any of the PCI configuration registers. This bit is not self-clearing; it must be cleared to clear the reset condition (a hardware reset will also clear this bit).

#### SIGP Signal Process

5

SIGP is a R/W bit that is writable at any time, and polled and reset using Chip Test Two (CTEST2). The SIGP bit can be used in various ways to pass a flag to or from a running SCRIPTS instruction.

The only SCRIPTS instruction directly affected by the SIGP bit is Wait For Selection/Reselection. Setting this bit causes that instruction to jump to the alternate address immediately. The instructions at the alternate jump address should check the status of SIGP to determine the cause of the jump. The SIGP bit may be used at any time and is not restricted to the wait for selection/reselection condition.

# SEM Semaphore

4

This bit can be set by the SCRIPTS processor using a SCRIPTS register write instruction. The bit may also be set by an external processor while the SYM53C895 is executing a SCRIPTS operation. This bit enables the SYM53C895 to notify an external processor of a predefined condition while SCRIPTS are running. The

external processor may also notify the SYM53C895 of a predefined condition, and the SCRIPTS processor may take action while SCRIPTS are executing.

#### CON Connected

3

This bit is automatically set any time the SYM53C895 is connected to the SCSI bus as an initiator or as a target. It is set after successfully completing selection or when the SYM53C895 has responded to a bus-initiated selection or reselection. It is also set after the SYM53C895 wins arbitration when operating in low-level mode. When this bit is clear, the SYM53C895 is not connected to the SCSI bus.

# INTF Interrupt on the Fly

2

This bit is asserted by an INTFLY instruction during SCRIPTS execution. SCRIPTS programs do not halt when the interrupt occurs. This bit can be used to notify a service routine, running on the main processor while the SCRIPTS processor is still executing a SCRIPTS program. If this bit is set, when the Interrupt Status (ISTAT) register is read it does not automatically clear. To clear this bit, it must be written to a one. The reset operation is self-clearing.

If the INTF bit is set but SIP or DIP is not set, do not attempt to read the other chip status registers. An interrupt-on-the-fly interrupt must be cleared before servicing any other interrupts indicated by SIP or DIP.

This bit must be written to one in order to clear it after it has been set.

#### SIP SCSI Interrupt Pending

1

This status bit is set when an interrupt condition is detected in the SCSI portion of the SYM53C895. A SCSI interrupt can occur under these conditions:

- A phase mismatch (initiator mode) or SATN/ becomes active (target mode)
- An arbitration sequence completes
- A selection or reselection timeout occurs
- The SYM53C895 was selected
- The SYM53C895 was reselected

- A SCSI gross error occurs
- An unexpected disconnect occurs
- A SCSI reset occurs
- A parity error is detected
- The handshake to handshake timer is expired
- The general purpose timer is expired
- A SCSI bus mode change is detected

To determine exactly which condition(s) caused the interrupt, read the SIST0 and SIST1 registers.

# DIP DMA Interrupt Pending

0

This status bit is set when an interrupt condition is detected in the DMA portion of the SYM53C895. A DMA interrupt can occur under these conditions:

- A PCI parity error is detected
- A bus fault is detected.
- An abort condition is detected
- A SCRIPTS instruction is executed in single-step mode
- A SCRIPTS interrupt instruction is executed
- An illegal instruction is detected.

To determine exactly which condition(s) caused the interrupt, read the DSTAT register.

Register: 0x18
Chip Test Zero (CTEST0)
Read/Write

This was a general purpose read/write register in previous SYM53C8xx family chips. Although it is still a read/write register, LSI Logic reserves the right to use these bits for future SYM53C8xx family enhancements.

Register: 0x19

**Chip Test One (CTEST1)** 

Read Only

7	6	5	4	3	2	1	0
FMT3	FMT2	FMT1	FMT0	FFL3	FFL2	FFL1	FFL0
1	1	1	1	0	0	0	0

# FMT[3:0] Byte Empty in DMA FIFO

[7:4]

These bits identify the bottom bytes in the DMA FIFO that are empty. Each bit corresponds to a byte lane in the DMA FIFO. For example, if byte lane three is empty, then FMT3 is set. Since the FMT flags indicate the status of bytes at the bottom of the FIFO, if all FMT bits are set, the DMA FIFO is empty.

# FFL[3:0] Byte Full in DMA FIFO

[3:0]

These status bits identify the top bytes in the DMA FIFO that are full. Each bit corresponds to a byte lane in the DMA FIFO. For example, if byte lane three is full then FFL3 is set. Since the FFL flags indicate the status of bytes at the top of the FIFO, if all FFL bits are set, the DMA FIFO is full.

Register: 0x1A Chip Test Two (CTEST2)

Read/Write

7	6	5	4	3	2	1	0
DDIR	SIGP	CIO	СМ	SRTCH	TEOP	DREQ	DACK
0	0	х	х	0	0	0	1

# DDIR Data Transfer Direction (Read only)

7

This status bit indicates which direction data is being transferred. When this bit is set, the data is transferred from the SCSI bus to the host bus. When this bit is clear, the data is transferred from the host bus to the SCSI bus.

# SIGP Signal Process (Read only)

6

This bit is a copy of the SIGP bit in the ISTAT register (bit 5). Use the SIGP bit to signal a running SCRIPTS instruction. When this register is read, the SIGP bit in the ISTAT register is cleared.

# CIO Configured as I/O (Read only)

This bit is defined as the Configuration I/O Enable Status bit. This read-only bit indicates if the chip is currently enabled as I/O space.

5

33

2

1

0

Note: Both bits 4 and 5 may be set if the chip is dual mapped.

#### CM Configured as Memory (Read only)

This bit is defined as the configuration memory enable status bit. This read-only bit indicates if the chip is currently enabled as memory space.

Note: Both bits 4 and 5 may be set if the chip is dual-mapped.

# BSRTCH SCRATCHA/B Operation

This bit controls the operation of the SCRATCHA and SCRATCHB registers. When it is set, SCRATCHB contains the RAM base address value from the PCI Configuration RAM Base address Register. This is the base address for the 4 Kbytes internal RAM. In addition, the SCRATCHA register displays the memory-mapped based address of the chip operating registers. When this bit is clear, the SCRATCHA and SCRATCHB registers return to normal operation.

Bit 3 is the only writable bit in this register. All other bits are read only. When modifying this register, all other bits must be written to zero. Do not execute a Read-Modify-Write to this register.

#### TEOP SCSI True End of Process (Read only)

This bit indicates the status of the SYM53C895 internal TEOP signal. The TEOP signal acknowledges the completion of a transfer through the SCSI portion of the SYM53C895. When this bit is set, TEOP is active. When this bit is clear, TEOP is inactive.

#### DREQ Data Request Status (Read only)

This bit indicates the status of the SYM53C895 internal Data Request signal (DREQ). When this bit is set, DREQ is active. When this bit is clear, DREQ is inactive.

#### DACK Data Acknowledge Status (Read only)

This bit indicates the status of the SYM53C895 internal Data Acknowledge signal (DACK/). When this bit is set, DACK/ is inactive. When this bit is clear, DACK/ is active.

Register: 0x1B

**Chip Test Three (CTEST3)** 

Read/Write

7	6	5	4	3	2	1	0
V3	V2	V1	V0	FLF	CLF	FM	WRIE
х	х	х	х	0	0	0	0

# V[3:0] Chip Revision Level

[7:4]

These bits identify the chip revision level for software purposes. The value should be the same as the lower nibble of the PCI Revision ID Register, at address 0x08 in configuration space.

#### FLF Flush DMA FIFO

3

When this bit is set, data residing in the DMA FIFO is transferred to memory, starting at the address in the DNAD register. The internal DMAWR signal, controlled by the CTEST5 register, determines the direction of the transfer. This bit is not self clearing; once the SYM53C895 has successfully transferred the data, this bit should be reset.

Polling of FIFO flags is allowed during flush operations.

#### CLF Clear DMA FIFO

2

When this bit is set, all data pointers for the DMA FIFO are cleared. Any data in the FIFO is lost. This bit automatically resets after the SYM53C895 has successfully cleared the appropriate FIFO pointers and registers.

This bit does not clear the data visible at the bottom of the FIFO.

#### FM Fetch Pin Mode

1

When set, this bit causes the FETCH/ pin to deassert during indirect and table indirect read operations. FETCH/ is only active during the op code portion of an instruction fetch. This allows SCRIPTS to be stored in a PROM while data tables are stored in RAM.

If this bit is not set, FETCH/ is asserted for all bus cycles during instruction fetches.

0

This bit, when set, causes Memory Write and Invalidate commands to be issued on the PCI bus after certain conditions have been met. These conditions are described in detail in Chapter 3, "PCI Functional Description".

Register: 0x1C-0x1F Temporary (TEMP)

Read/Write

This 32-bit register stores the Return instruction address pointer from the Call instruction. The address pointer stored in this register is loaded into the DSP register when a Return instruction is executed. This address points to the next instruction to be executed. Do not write to this register while the SYM53C895 is executing SCRIPTS.

During any Memory to Memory Move operation, the contents of this register are preserved. The power-up value of this register is indeterminate.

Register: 0x20 (A0) DMA FIFO (DFIFO)

Read Only

7							0
			BO	[7:0]			
х	0	0	0	0	0	0	0

# BO[7:0] Byte Offset Counter

[7:0]

These bits, along with bits [1:0] in the CTEST5 register, indicate the amount of data transferred between the SCSI core and the DMA core. It may be used to determine the number of bytes in the DMA FIFO when an interrupt occurs. These bits are unstable while data is being transferred between the two cores. Once the chip has stopped transferring data, these bits are stable.

Since the DFIFO register counts the number of bytes transferred between the DMA core and the SCSI core, and the DBC register counts the number of bytes

transferred across the host bus, the difference between these two counters represents the number of bytes remaining in the DMA FIFO.

Follow these steps to determine how many bytes are left in the DMA FIFO when an error occurs, regardless of the direction of the transfer:

- If the DMA FIFO size is set to 112 bytes, subtract the seven least significant bits of the DBC register from the 7-bit value of the DFIFO register.
  - If the DMA FIFO size is set to 816 bytes (using bit 5 of the CTEST5 register), subtract the 10 least significant bits of the DBC register from the 10-bit value of the DMA FIFO Byte Offset Counter, which consists of bits [1:0] in the CTEST5 register and bits [7:0] of the DMA FIFO register.
- If the DMA FIFO size is set to 112 bytes, AND the result with 0x7F for a byte count between zero and 64.
   If the DMA FIFO size is set to 816 bytes, AND the result with 0x3FF for a byte count between 0 and 816.

To calculate the total number of bytes in both the DMA FIFO and SCSI logic, refer to the section on Data Paths in Chapter Two, "Functional Description."

Register: 0x21

**Chip Test Four (CTEST4)** 

Read/Write

7	6	5	4	3	2		0
BDIS	ZMOD	ZSD	SRTM	MPEE		FBL[2:0]	
0	0	0	0	0	0	0	0

#### BDIS Burst Disable

7

When set, this bit causes the SYM53C895 to perform back to back cycles for all transfers. When reset, the SYM53C895 will perform back to back transfers for op code fetches and burst transfers for data moves.

#### ZMOD High Impedance Mode

6

Setting this bit causes the SYM53C895 to place all output and bidirectional pins into a high-impedance state. In

order to read data out of the SYM53C895, this bit must be cleared. This bit is intended for board-level testing only. Do not set this bit during normal system operation.

# ZSD SCSI Data High Impedance

5

Setting this bit causes the SYM53C895 to place the SCSI data bus SD[15:0] and the parity lines SDP[1:0] in a high-impedance state. In order to transfer data on the SCSI bus, this bit must be cleared.

#### SRTM Shadow Register Test Mode

4

Setting this bit allows access to the shadow registers used by Memory to Memory Move operations. When this bit is set, register accesses to the TEMP and DSA registers are directed to the shadow copies STEMP (Shadow TEMP) and SDSA (Shadow DSA). The registers are shadowed to prevent them from being overwritten during a Memory to Memory Move operation. The DSA and TEMP registers contain the base address used for table indirect calculations, and the address pointer for a call or return instruction. This bit is intended for manufacturing diagnostics only and should not be set during normal operations.

# MPEE Master Parity Error Enable

3

Setting this bit enables parity checking during master data phases. A parity error during a bus master read is detected by the SYM53C895. A parity error during a bus master write is detected by the target, and the SYM53C895 is informed of the error by the PERR/ pin being asserted by the target. When this bit is reset, the SYM53C895 does not interrupt if a master parity error occurs. This bit is reset at power up.

# FBL[2:0] FIFO Byte Control

[2:0]

FBL2	FBL1	FBL0	DMA FIFO Byte Lane	Pins
0	х	х	Disabled	n/a
1	0	0	0	D[7:0]
1	0	1	1	D[15:8]
1	1	0	2	D[23:16]
1	1	1	3	D[31:24]

These bits steer the contents of the CTEST6 register to the appropriate byte lane of the 32-bit DMA FIFO. If the FBL2 bit is set, then FBL1 and FBL0 determine which of four byte lanes can be read or written. When cleared, the byte lane read or written is determined by the current contents of the DNAD and DBC registers. Each of the four bytes that make up the 32-bit DMA FIFO can be accessed by writing these bits to the proper value. For normal operation, FBL2 must equal zero.

Register: 0x22

**Chip Test Five (CTEST5)** 

Read/Write

7	6	5	4	3	2	1	0
ADCK	BBCK	DFS	MASR	DDIR	BL2	BO[	[9:8]
0	0	0	0	0	х	х	х

#### ADCK Clock Address Incrementor

Setting this bit increments the address pointer contained in the DNAD register. The DNAD register is incremented based on the DNAD contents and the current DBC value. This bit automatically clears itself after incrementing the DNAD register.

#### BBCK Clock Byte Counter

Setting this bit decrements the byte count contained in the 24-bit DBC register. It is decremented based on the DBC contents and the current DNAD value. This bit automatically clears itself after decrementing the DBC register.

6

5

#### DFS DMA FIFO Size

This bit controls the size of the DMA FIFO. When clear, the DMA FIFO is 112 bytes deep. When set, the DMA FIFO size increases to 816 bytes. Using a 112-byte FIFO allows software written for other SYM53C8xx family chips to properly calculate the number of bytes residing in the chip after a target disconnect. The default value of this bit is zero.

#### MASR Master Control for Set or Reset Pulses

This bit controls the operation of bit 3. When this bit is set, bit 3 asserts the corresponding signals. When this bit is reset, bit 3 deasserts the corresponding signals. Bits 4 and 3 should not be changed in the same write cycle.

#### DDIR DMA Direction

3

Setting this bit either asserts or deasserts the internal DMA Write (DMAWR) direction signal depending on the current status of the MASR bit in this register. Asserting the DMAWR signal indicates that data is transferred from the SCSI bus to the host bus. Deasserting the DMAWR signal transfers data from the host bus to the SCSI bus.

# BL2 Burst Length Bit 2

2

This bit works with bits 6 and 7 in the DMODE register to determine the burst length. For complete definitions of this field, refer to the descriptions of DMODE bits 6 and 7. This bit is disabled if an 112-byte FIFO is selected by clearing the DMA FIFO Size bit.

#### BO[9:8] DMA FIFO Offset

[1:0]

These are the upper two bits of the DMA FIFO byte offset counter. The entire field is described under the DFIFO register, bits [7:0].

Register: 0x23 Chip Test Six (CTEST6)

Read/Write

7	6	5	4	3	2	1	0	
	DF[7:0]							
0	0	0	0	0	0	0	0	

#### DF[7:0] DMA FIFO

[7:0]

Writing to this register writes data to the appropriate byte lane of the DMA FIFO as determined by the FBL bits in the CTEST4 register. Reading this register unloads data from the appropriate byte lane of the DMA FIFO as determined by the FBL bits in the CTEST4 register. Data written to the FIFO is loaded into the top of the FIFO. Data read out of the FIFO is taken from the bottom. To prevent DMA data from being corrupted, this register should not be accessed during normal operation. This

register should only be written when testing the DMA FIFO using the CTEST4 register. Reads or writes to this register while the test mode is not enabled will have unexpected results.

Register: 0x24-0x26 DMA Byte Counter (DBC) Read/Write

This 24-bit register determines the number of bytes to be transferred in a Block Move instruction. While sending data to the SCSI bus, the counter is decremented as data is moved into the DMA FIFO from memory. While receiving data from the SCSI bus, the counter is decremented as data is written to memory from the SYM53C895. The DBC counter is decremented each time that data is transferred on the PCI bus. It is decremented by an amount equal to the number of bytes that were transferred.

The maximum number of bytes that can be transferred in any one Block Move command is 16,777,215 bytes. The maximum value that can be loaded into the DBC register is 0xFFFFFF. If the instruction is a Block Move and a value of 0x0000000 is loaded into the DBC register, an illegal instruction interrupt occurs if the SYM53C895 is not in target mode, Command phase.

Use the DBC register to also hold the least significant 24 bits of the first dword of a SCRIPT fetch, and to hold the offset value during table indirect I/O SCRIPTS. For a complete description, refer to Section 6.4, "I/O Instruction" The power-up value of this register is indeterminate.

Register: 0x27
DMA Command (DCMD)
Read/Write

This 8-bit register determines the instruction for the SYM53C895 to execute. This register has a different format for each instruction. For complete descriptions, refer to Section 6.4, "I/O Instruction".

Register: 0x28-0x2B DMA Next Address (DNAD) Read/Write

This 32-bit register contains the general purpose address pointer. At the start of some SCRIPTS operations, its value is copied from the DSPS register. Its value may not be valid except in certain abort conditions. The default value of this register is zero.

This register should not be used to determine data addresses during a Phase Mismatch interrupt, as its value is not always correct for this use. The DBC, DFIFO, and DSPS registers should be used to calculate residual byte counts and addresses as described in Section 2.2.1.1, "Data Paths".

Register: 0x2C-0x2F DMA SCRIPTS Pointer (DSP) Read/Write

To execute SCSI SCRIPTS, the address of the first SCRIPTS instruction must be written to this register. In normal SCRIPTS operation, once the starting address of the SCRIPT is written to this register, SCRIPTS are automatically fetched and executed until an interrupt condition occurs.

In single-step mode, there is a single step interrupt after each instruction is executed. The DSP register does not need to be written with the next address, but the Start DMA bit (bit 2, DCNTL register) must be set each time the step interrupt occurs to fetch and execute the next SCRIPTS command. When writing to this register eight bits at a time, writing the upper eight bits begins execution of SCSI SCRIPTS. The default value of this register is zero.

Register: 0x30-0x33
DMA SCRIPTS Pointer Save (DSPS)
Read/Write

This register contains the second dword of a SCRIPTS instruction. It is overwritten each time a SCRIPTS instruction is fetched. When a SCRIPTS interrupt instruction is executed, this register holds the interrupt vector. The power-up value of this register is indeterminate.

Register: 0x34–0x37

Scratch Register A (SCRATCH A)

Read/Write

This is a general purpose, user-definable scratch pad register. Apart from CPU access, only register Read/Write and Memory Moves into the SCRATCH register will alter its contents. The SYM53C895 cannot fetch SCRIPTS instructions from this location. When bit 3 in the CTEST2 register is set, this register contains the memory-mapped base address of the operating registers. Setting CTEST2 bit 3 only causes the base address to appear in this register. Any information that was previously in the register remains intact. Any writes to this register while CTEST2 bit 3 is set passes through to the actual SCRATCHA register. The power-up value of this register is indeterminate.

Register: 0x38
DMA Mode (DMODE)

Read/Write

7	6	5	4	3	2	1	0
BL[	1:0]	SIOM	DIOM	ERL	ERMP	BOF	MAN
0	0	0	0	0	0	0	0

# BL[1:0] Burst Length

[7:6]

These bits control the maximum number of transfers performed per bus ownership, regardless of whether the transfers are back to back, burst, or a combination of both. The SYM53C895 asserts the Bus Request (REQ/) output when the DMA FIFO can accommodate a transfer of at least one burst size of data. Bus Request (REQ/) is also asserted during start-of-transfer and end-of-transfer cleanup and alignment, even though less than a full burst of transfers may be performed. The SYM53C895 inserts a "fairness delay" of four CLKs between burst-length transfers (as set in BL[1:0]) during normal operation. The fairness delay is not inserted during PCI retry cycles. This gives the CPU and other bus master devices the opportunity to access the PCI bus between bursts.

BL2 (CTEST5 bit 2)	BL1	BL0	Burst Length
0	0	0	2-transfer burst
0	0	1	4-transfer burst
0	1	0	8-transfer burst
0	1	1	16-transfer burst
1	0	0	32-transfer burst <sup>1</sup>
1	0	1	64-transfer burst <sup>1</sup>
1	1	0	128-transfer burst <sup>1</sup>
1	1	1	Reserved

<sup>1.</sup> Only valid if the FIFO size is set to 816 bytes.

#### SIOM Source I/O-Memory Enable

This bit is defined as an I/O Memory Enable bit for the source address of a Memory Move or Block Move Command. If this bit is set, then the source address is in I/O space. If reset, then the source address is in memory space.

5

3

This function is useful for register to memory operations using the Memory Move instruction when the SYM53C895 is I/O mapped. Use bits 4 and 5 of the CTEST2 register to determine the configuration status of the SYM53C895.

#### DIOM Destination I/O-Memory Enable

This bit is defined as an I/O Memory Enable bit for the destination address of a Memory Move or Block Move Command. If this bit is set, then the destination address is in I/O space. If reset, then the destination address is in memory space.

This function is useful for memory to register operations using the Memory Move instruction when the SYM53C895 is I/O mapped. Bits 4 and 5 of the CTEST2 register can be used to determine the configuration status of the SYM53C895.

#### ERL Enable Read Line

This bit enables a PCI Read Line command. If PCI cache mode is enabled by setting bits in the PCI Cache Line Size register, this chip issues a Read Line command on

all read cycles if other conditions are met. For more information on these conditions, refer to Section 3.1, "PCI Addressing".

# **ERMP** Enable Read Multiple

2

Setting this bit causes Read Multiple commands to be issued on the PCI bus after certain conditions have been met. These conditions are described in Section 3.1, "PCI Addressing".

#### BOF Burst Op Code Fetch Enable

1

Setting this bit causes the SYM53C895 to fetch instructions in burst mode. Specifically, the chip bursts in the first two dwords of all instructions using a single bus ownership. If the instruction is a Memory to Memory Move type, the third dword is accessed in a subsequent bus ownership. If the instruction is an indirect type, the additional dword is accessed in a subsequent bus ownership. If the instruction is a table indirect block move type, the chip accesses the remaining two dwords in a subsequent bus ownership, thereby fetching the four dwords required in two bursts of two dwords each. This bit has no effect if SCRIPTS instruction prefetching is enabled.

#### MAN Manual Start Mode

0

Setting this bit prevents the SYM53C895 from automatically fetching and executing SCSI SCRIPTS when the DSP register is written. When this bit is set, the Start DMA bit in the DCNTL register must be set to begin SCRIPTS execution. Clearing this bit causes the SYM53C895 to automatically begin fetching and executing SCSI SCRIPTS when the DSP register is written. This bit normally is not used for SCSI SCRIPTS operations.

Register: 0x39

**DMA Interrupt Enable (DIEN)** 

Read/Write

7	6	5	4	3	2	1	0
R	MDPE	BF	ABRT	SSI	SIR	R	IID
х	0	0	0	0	0	х	0

This register contains the interrupt mask bits corresponding to the interrupting conditions described in the DSTAT register. An interrupt is masked by clearing the appropriate mask bit. Masking an interrupt prevents IRQ/ from being asserted for the corresponding interrupt, but the status bit is still set in the DSTAT register. Masking an interrupt does not prevent the ISTAT DIP from being set. All DMA interrupts are considered fatal, therefore SCRIPTS stops running when this condition occurs, whether or not the interrupt is masked. Setting a mask bit enables the assertion of IRQ/ for the corresponding interrupt. (A masked nonfatal interrupt does not prevent unmasked or fatal interrupts from getting through; interrupt stacking begins when either the ISTAT SIP or DIP bit is set.)

The SYM53C895 IRQ/ output is latched; once asserted, it remains asserted until the interrupt is cleared by reading the appropriate status register. Masking an interrupt after the IRQ/ output is asserted does not cause IRQ/ to be deasserted.

For more information on interrupts, refer to Section Chapter 2, "Functional Description".

R	Reserved	7
MDPE	Master Data Parity Error	6
BF	Bus Fault	5
ABRT	Aborted	4
SSI	Single-Step Interrupt	3
SIR	SCRIPTS Interrupt Instruction Received	2

R Reserved

IID Illegal Instruction Detected

Register: 0x3A

Scratch Byte Register (SBR)

Read/Write

This is a general purpose register. Apart from CPU access, only Register Read/Write and Memory Moves into this register alters its contents. The default value of this register is zero. This register was called the DMA Watchdog Timer on previous SYM53C8xx family products.

Register: 0x3B
DMA Control (DCNTL)

Read/Write

7	6	5	4	3	2	1	0
CLSE	PFF	PFEN	SSM	IRQM	STD	IRQD	СОМ
0	0	0	0	0	0	0	0

#### CLSE Cache Line Size Enable

7

1

Setting this bit enables the SYM53C895 to sense and react to cache line boundaries set up by the DMODE or PCI Cache Line Size register, whichever contains the smaller value. Clearing this bit disables the cache line size logic and the SYM53C895 monitors the cache line size by using the DMODE register.

#### PFF Prefetch Flush

6

Setting this bit causes the pre-fetch unit to flush its contents. The bit resets after the flush is complete.

#### PFEN Prefetch Enable

5

Setting this bit enables the pre-fetch unit if the burst size is equal to or greater than four. For more information on SCRIPTS instruction prefetching, refer to Chapter 2 "Functional Description."

#### SSM Single-Step Mode

4

Setting this bit causes the SYM53C895 to stop after executing each SCRIPTS instruction, and generate a single step interrupt. When this bit is clear the SYM53C895 does not stop after each instruction; instead

5-64

it continues fetching and executing instructions until an interrupt condition occurs. For normal SCSI SCRIPTS operation, this bit should be clear. To restart the SYM53C895 after it generates a SCRIPTS Step interrupt, the ISTAT and DSTAT registers should be read to recognize and clear the interrupt and then the START DMA bit in this register should be set.

#### IRQM IRQ Mode

3

When set, this bit enables a totem pole driver for the IRQ pin. When reset, this bit enables an open drain driver for the IRQ pin with a internal weak pull-up. This bit is reset at power up. This bit should remain clear to retain full PCI compliance.

# STD Start DMA Operation

2

The SYM53C895 fetches a SCSI SCRIPTS instruction from the address contained in the DSP register when this bit is set. This bit is required if the SYM53C895 is in one of the following modes:

- Manual start mode Bit 0 in the DMODE register is set
- Single-step mode Bit 4 in the DCNTL register is set.

When the SYM53C895 is executing SCRIPTS in manual start mode, the Start DMA bit needs to be set to start instruction fetches, but does not need to be set again until an interrupt occurs. When the SYM53C895 is in single-step mode, the Start DMA bit needs to be set to restart execution of SCRIPTS after a single-step interrupt.

#### IRQD IRQ Disable

1

Setting this bit disables the IRQ pin and clearing this bit enables normal operation. As with any other register other than ISTAT, this register cannot be accessed except by a SCRIPTS instruction during SCRIPTS execution. For more information on the use of this bit in interrupt handling, refer to Chapter 2, "Functional Desription."

# COM SYM53C700 Compatibility

0

When this bit is clear, the SYM53C895 behaves in a manner compatible with the SYM53C700 in that selection/reselection IDs are stored in both the SSID and SFBR registers.

When this bit is set, the ID is stored only in the SSID register, protecting the SFBR from being overwritten if a selection/reselection occurs during a DMA register to register operation. This bit is not affected by a software reset.

Register: 0x3C-0x3F Adder Sum Output (ADDER) Read Only

This register contains the output of the internal adder, and is used primarily for test purposes. The power-up value for this register is indeterminate.

Register: 0x40

SCSI Interrupt Enable Zero (SIEN0)

Read/Write

7	6	5	4	3	2	1	0
M/A	CMP	SEL	RSL	SGE	UDC	RST	PAR
0	0	0	0	0	0	0	0

This register contains the interrupt mask bits corresponding to the interrupting conditions described in the SIST0 register. An interrupt is masked by clearing the appropriate mask bit. For more information on interrupts, refer to Chapter 2, "Functional Description."

# M/A SCSI Phase Mismatch - Initiator Mode; SCSI ATN Condition - Target Mode

Setting this bit allows the SYM53C895 to generate an interrupt when a Phase Mismatch or ATN condition occurs.

# CMP Function Complete

Setting this bit allows the SYM53C895 to generate an interrupt when a full arbitration and selection sequence has completed.

6

#### SEL Selected

**Selected**Setting this bit allows the SYM53C895 to generate an interrupt when the SYM53C895 has been selected by a SCSI target device.

#### RSL Reselected

Setting this bit allows the SYM53C895 to generate an interrupt when the SYM53C895 has been reselected by a SCSI initiator device.

#### SGE SCSI Gross Error

3

4

Setting this bit allows the SYM53C895 to generate an interrupt when a SCSI Gross Error occurs. The following conditions are considered SCSI Gross Errors:

- Data underflow the SCSI FIFO was read when no data was present.
- Data overflow the SCSI FIFO was written to while full.
- Offset underflow in target mode, a SACK/ pulse was received before the corresponding SREQ/ was sent.
- Offset overflow in initiator mode, an SREQ/ pulse was received which caused the maximum offset (Defined by the MO[3:0] bits in the SXFER register) to be exceeded.
- In initiator mode, a phase change occurred with an outstanding SREQ/SACK offset.
- Residual data in SCSI FIFO a transfer other than synchronous data receive was started with data left in the SCSI synchronous receive FIFO.

#### UDC Unexpected Disconnect

2

Setting this bit allows the SYM53C895 to generate an interrupt when an unexpected disconnect occurs. This condition only occurs in initiator mode. It happens when the target to which the SYM53C895 is connected disconnects from the SCSI bus unexpectedly. See the SCSI Disconnect Unexpected bit in the SCNTL2 register for more information on expected versus unexpected disconnects. Any disconnect in low-level mode causes this condition.

#### RST SCSI Reset Condition

1

Setting this bit allows the SYM53C895 to generate an interrupt when the SRST/ signal has been asserted by the SYM53C895 or any other SCSI device. This condition is edge-triggered, so multiple interrupts cannot occur because of a single SRST/ pulse.

# PAR SCSI Parity Error

Setting this bit allows the SYM53C895 to generate an interrupt when the SYM53C895 detects a parity error while receiving or sending SCSI data. See the Disable Halt on Parity Error or SATN/ Condition bits in the SCNTL1 register for more information on when this condition will actually be raised.

0

2

Register: 0x41

SCSI Interrupt Enable One (SIEN1)

Read/Write

7	6	5	4	3	2	1	0
	R		SBMC	R	STO	GEN	HTH
х	х	х	0	х	0	0	0

This register contains the interrupt mask bits corresponding to the interrupting conditions described in the SIST1 register. An interrupt is masked by clearing the appropriate mask bit. For more information on interrupts, refer to Chapter 2, "Functional Description".

#### R Reserved [7:5]

# BSBMC SCSI Bus Mode Change

Setting this bit allows the SYM53C895 to generate an interrupt when the DIFFSENS pin detects a change in voltage level that indicates the SCSI bus has changed between single-ended, LVD, or HVD modes. For example, when this bit is clear and the SCSI bus changes modes, IRQ/ does not assert and the SIP bit in the ISTAT register is not set. However, bit 4 in the SIST1 register is set. Setting this bit allows the interrupt to occur.

#### R Reserved 3

#### STO Selection or Reselection Timeout

Setting this bit allows the SYM53C895 to generate an interrupt when a selection or reselection timeout occurs. See the description of the SCSI Timer Zero (STIME0) register (bits [3:0]) on page 5-76 for more information on the timeout periods.

#### **GEN** General Purpose Timer Expired

Setting this bit allows the SYM53C895 to generate an interrupt when the general purpose timer has expired. The time measured is the time between enabling and disabling of the timer. See the description of the SCSI Timer One (STIME1) register (bits [3:0]) on page 5-77 for more information on the general purpose timer.

1

0

#### HTH Handshake to Handshake Timer Expired

Setting this bit allows the SYM53C895 to generate an interrupt when the handshake to handshake timer has expired. The time measured is the SCSI Request to Request (target) or Acknowledge to Acknowledge (initiator) period. See the description of the STIME0 register, bits [7:4], for more information on the handshake to handshake timer.

Register: 0x42

SCSI Interrupt Status Zero (SIST0)

**Read Only** 

7	6	5	4	3	2	1	0
M/A	CMP	SEL	RSL	SGE	UDC	RST	PAR
0	0	0	0	0	0	0	0

Reading the SIST0 register returns the status of the various interrupt conditions, whether they are enabled in the SIEN0 register or not. Each bit set indicates that the corresponding condition has occurred. Reading the SIST0 clears the interrupt status.

Reading this register clears any bits that are set at the time the register is read, but does not necessarily clear the register because additional interrupts may be pending (the SYM53C895 stacks interrupts). SCSI interrupt conditions may be individually masked through the SCSI Interrupt Enable Zero (SIEN0) register.

When performing consecutive 8-bit reads of the DSTAT, SISTO, and SIST1 registers (in any order), insert a delay equivalent to 12 CLK periods between the reads to ensure the interrupts clear properly. Also, if reading the registers when both the Interrupt Status (ISTAT) SIP and DIP bits may not be set, the SCSI Interrupt Status Zero (SISTO) and SCSI Interrupt Status One (SIST1) registers should be read before the DMA Status (DSTAT) register to avoid missing a SCSI interrupt. For more information on interrupts, refer to Chapter 2, "Functional Description"

# M/A Initiator Mode: Phase Mismatch; Target Mode: SATN/ Active

In initiator mode, this bit is set if the SCSI phase asserted by the target does not match the instruction. The phase is sampled when SREQ/ is asserted by the target. In target mode, this bit is set when the SATN/ signal is asserted by the initiator.

# **CMP** Function Complete

6

This bit is set when an arbitration only or full arbitration sequence has completed.

# SEL Selected

5

This bit is set when the SYM53C895 is selected by another SCSI device. The Enable Response to Selection bit must have been set in the SCSI Chip ID (SCID) register (and the Response ID (RESPID) register must hold the chip ID) for the SYM53C895 to respond to selection attempts.

#### RSL Reselected

4

This bit is set when the SYM53C895 is reselected by another SCSI device. The Enable Response to Reselection bit must have been set in the SCSI Chip ID (SCID) register (and the Response ID (RESPID) register must hold the chip ID) for the SYM53C895 to Respond to Reselection attempts.

#### SGE SCSI Gross Error

3

This bit is set when the SYM53C895 encounters a SCSI Gross Error Condition. These conditions can result in a SCSI Gross Error Condition:

- Data Underflow the SCSI FIFO register was read when no data was present.
- Data Overflow too many bytes were written to the SCSI FIFO or the synchronous offset caused the SCSI FIFO to be overwritten.
- Offset Underflow the SYM53C895 is operating in target mode and a SACK/ pulse is received when the outstanding offset is zero.
- Offset Overflow the other SCSI device sent a SREQ/ or SACK/ pulse with data which exceeded the maximum synchronous offset defined by the SXFER register.

- A phase change occurred with an outstanding synchronous offset when the SYM53C895 was operating as an initiator.
- Residual data in the synchronous data FIFO a transfer other than synchronous data receive was started with data left in the synchronous data FIFO.

### UDC Unexpected Disconnect

2

This bit is set when the SYM53C895 is operating in initiator mode and the target device unexpectedly disconnects from the SCSI bus. This bit is only valid when the SYM53C895 operates in the initiator mode. When the SYM53C895 operates in low-level mode, any disconnect causes an interrupt, even a valid SCSI disconnect. This bit is also set if a selection timeout occurs. It may occur before, at the same time, or stacked after the STO interrupt, since this is not considered an expected disconnect.

#### RST SCSI Reset Received

1

This bit is set when the SYM53C895 detects an active SRST/ signal, whether the reset was generated external to the chip or caused by the Assert SRST/ bit in the SCNTL1 register. This SYM53C895 SCSI reset detection logic is edge-sensitive, so that multiple interrupts are not generated for a single assertion of the SRST/ signal.

# PAR Parity Error

0

This bit is set when the SYM53C895 detects a parity error while receiving SCSI data. The Enable Parity Checking bit (bit 3 in the SCNTL0 register) must be set for this bit to become active. The SYM53C895 always generates parity when sending SCSI data.

Register: 0x43

SCSI Interrupt Status One (SIST1)

Read Only

7	6	5	4	3	2	1	0
	R		SBMC	R	STO	GEN	HTH
х	х	х	0	х	0	0	0

Reading the SIST1 register returns the status of the various interrupt conditions, whether they are enabled in the SIEN1 register or not. Each bit that is set indicates the corresponding condition has occurred.

Reading the SIST1 and SIST0 registers clears the interrupt condition.

# R Reserved [7:5]

# SBMC SCSI Bus Mode Change

This bit is set when the DIFFSENS pin detects a change in voltage level that indicates the SCSI bus has switched between single-ended, LVD, or HVD modes.

#### R Reserved 3

# STO Selection or Reselection Timeout 2

The SCSI device which the SYM53C895 was attempting to select or reselect did not respond within the programmed timeout period. See the description of the SCSI Timer Zero (STIME0) register (bits [3:0]) on page 5-76 for more information on the timeout timer.

#### GEN General Purpose Timer Expired 1

This bit is set when the general purpose timer has expired. The time measured is the time between enabling and disabling of the timer. See the description of the SCSI Timer One (STIME1) register (bits [3:0]) on page 5-77 for more information on the general purpose timer.

#### HTH Handshake to Handshake Timer Expired 0

This bit is set when the handshake to handshake timer has expired. The time measured is the SCSI Request to Request (target) or Acknowledge to Acknowledge (initiator) period. See the description of the STIMEO register, bits [7:4], for more information on the handshake to handshake timer.

Register: 0x44

SCSI Longitudinal Parity (SLPAR)

Read/Write

The SLPAR register consists of two multiplexed bytes; other register bit settings determine what is displayed at this memory location at any given time. When bit 5 in the SCSI Control Two (SCNTL2) (SLPMD) register is cleared, the chip XORs the high and low bytes of the SLPAR register together to give a single-byte value which is displayed in the SLPAR register. If the SLPMD bit is set, then the SLPAR register shows either the high byte or the low byte of the SLPAR word. The SLPAR High Byte Enable bit, SCNTL2 bit 4, determines which byte of the SLPAR register is visible on the SLPAR register at any given time. If this bit is cleared, the SLPAR register contains the low byte of the SLPAR word. If it is set, the SLPAR register contains the high byte of the SLPAR word.

This register performs a bytewise longitudinal parity check on all SCSI data received or sent through the SCSI core. If one of the bytes received or sent (usually the last) is the set of correct even parity bits, SLPAR should go to zero (assuming it started at zero). As an example, suppose that the following three data bytes and one check byte are received from the SCSI bus (all signals are shown active high):

Data Bytes	Running SLPAR
	00000000
1. 11001100	11001100 (XOR of word 1)
2. 01010101	10011001 (XOR of word 1 and 2)
3. 00001111	10010110 (XOR of word 1, 2 and 3) Even Parity >>>10010110
4. 10010110	00000000

A one in any bit position of the final SLPAR value would indicate a transmission error.

The SLPAR register can also be used to generate the check bytes for SCSI send operations. If the SLPAR register contains all zeros prior to sending a block move, it will contain the appropriate check byte at the end of the block move. This byte must then be sent across the SCSI bus.

Note: Writing any value to this register resets it to zero.

The longitudinal parity checks are meant to provide an added measure of SCSI data integrity and are entirely optional. This register does not latch SCSI selection/reselection IDs under any circumstances. The default value of this register is zero.

Register: 0x45

SCSI Wide Residue (SWIDE)

**Read Only** 

After a wide SCSI data receive operation, this register contains a residual data byte if the last byte received was never sent across the DMA bus. It represents either the first data byte of a subsequent data transfer, or it is a residue byte which should be cleared when an Ignore Wide residue message is received. It may also be an overrun data byte. The power-up value of this register is indeterminate.

Register: 0x46

**Memory Access Control (MACNTL)** 

Read/Write

7	6	5	4	3	2	1	0
	TYP	[7:4]		DWR	DRD	PSCPT	SCPTS
1 1 0 1				0	0	0	0

# TYP[7:4] Chip Type

[7:4]

These bits identify the chip type for software purposes. This data manual applies to devices that have these bits set to 0xD0.

Bits 3 through 0 of this register determine if an external bus master access is to local or far memory. When bits 3 through 0 are set, the corresponding access is considered local and the MAC/\_TESTOUT pin is driven high. When these bits are clear, the corresponding access is to far memory and the MAC/\_TESTOUT pin is driven low. This function is enabled after a Transfer Control SCRIPTS instruction is executed.

#### DWR Data Write

3

This bit defines if a data write is considered local memory access.

DRD Data Read

This bit defines if a data read is considered local memory

access.

PSCPT Pointer SCRIPTS

1

2

This bit defines if a pointer to a SCRIPTS indirect or table indirect fetch is considered local memory access.

SCPTS SCRIPTS

0

This bit defines if a SCRIPTS fetch is considered local memory access.

Register: 0x47

General Purpose Pin Control (GPCNTL)

Read/Write

7	6	5	4	3	2	1	0
ME	FE	R	GPIO[4:0]				
0	0	х	0	1	1	1	1

This register determines if the pins controlled by the General Purpose register (GPREG) are inputs or outputs. Bits [4:0] in GPCNTL correspond to bits [4:0] in the GPREG register.

ME Master Enable

7

The internal bus master signal is presented on GPIO1 if this bit is set, regardless of the state of Bit 1 (GPIO1\_EN).

FE Fetch Enable

6

The internal op code fetch signal will be presented on GPIO0 if this bit is set, regardless of the state of Bit 0 (GPIO0\_EN).

R Reserved

5

**GPIO\_EN GPIO** Enable

[4:2]

General purpose control, corresponding to bits [4:2] in the GPREG register and pins [67:65]. GPIO4 powers up as a general purpose output, and GPIO[3:2] power up as general purpose inputs.

These bits power up set, causing the GPIO1 and GPIO0 pins to become inputs. Resetting these bits causes GPIO[1:0] to become outputs.

Register: 0x48

SCSI Timer Zero (STIME0)

Read/Write

7	6	5	4	3	2	1	0	
	HTH	[7:4]		SEL[3:0]				
0	0	0	0	0	0	0	0	

# HTH[7:4] Handshake to Handshake Timer Period [7:4]

These bits select the handshake to handshake timeout period, the maximum time between SCSI handshakes (SREQ/ to SREQ/ in target mode, or SACK/ to SACK/ in initiator mode). When this timing is exceeded, an interrupt is generated and the HTH bit in the SIST1 register is set. Table 5.8 contains timeout periods for the Handshake to Handshake Timer, the Selection/Reselection Timer (bits [3:0]), and the General Purpose Timer (STIME1 bits [3:0]). For a more detailed explanation of interrupts, refer to Chapter 2, "Functional Description".

Table 5.8 Timeout Periods<sup>1</sup>

HTH[7:4], SEL[3:0], GEN[3:0]	Minimum Timeout (40 or 160 MHz) <sup>2</sup>
0000	Disabled
0001	125 μs
0010	250 μs
0011	500 μs
0100	1 ms
0101	2 ms
0110	4 ms
0111	8 ms
1000	16 ms
1001	32 ms

Table 5.8 Timeout Periods<sup>1</sup> (Cont.)

HTH[7:4], SEL[3:0], GEN[3:0]	(40 or 160 MHz) <sup>2</sup>
1010	64 ms
1011	128 ms
1100	256 ms
1101	512 ms
1110	1.024 sec
1111	2.048 sec

- These values are correct if the CCF bits in the SCNTL3 register are set according to the valid combinations in the bit description.
- A quadrupled 40 MHz clock is required for Ultra2 SCSI operation.

# SEL[3:0] Selection Timeout

[3:0]

These bits select the SCSI selection/reselection timeout period. When this timing (plus the 200  $\mu$ s selection abort time) is exceeded, the STO bit in the SIST1 register is set. For a more detailed explanation of interrupts, refer to Chapter 2, "Functional Description."

Register: 0x49

SCSI Timer One (STIME1)

Read/Write

7	6	5	4	3	2	1	0
R	HTHBA	GENSF	HTHSF	GEN[3:0]			
х	0	0	0	0	0	0	0

R Reserved 7

# HTHBA Handshake to Handshake Timer Bus Activity Enable

Setting this bit causes this timer to begin testing for SCSI REQ/ACK activity as soon as SBSY/ is asserted,

REQ/ACK activity as soon as SBSY/ is asserted, regardless of the agents participating in the transfer.

# GENSF (General Purpose Timer Scale Factor)

Setting this bit causes this timer to shift by a factor of 16. See Table 5.9 for Timeout Periods, 50 MHz Clock and Table 5.10 for Timeout Periods, 40 MHz Clock.

Table 5.9 Timeout Periods, 50 MHz Clock <sup>1</sup>

HTH[7:4], SEL[3:0],	Minimum Timeout (50 MHz Clock) <sup>2</sup>			
GEN[3:0]	GENSF = 0	GENSF = 1		
0000	Disabled	Disabled		
0001	100 μs	1.6 ms		
0010	200 μs	3.2 ms		
0011	400 μs	6.4 ms		
0100	800 μs	12.8 ms		
0101	1.6 ms	25.6 ms		
0110	3.2 ms	51.2 ms		
0111	6.4 ms	102.4 ms		
1000	12.8 ms	204.8 ms		
1001	25.6 ms	409.6 ms		
1010	51.2 ms	819.2 ms		
1011	102.4 ms	1.6 sec		
1100	204.8 ms	3.2 sec		
1101	409.6 ms	6.4 sec		
1110	819.2 ms	12.8 sec		
1111	1.6 sec	25.6 sec		

These values are correct if the CCF bits in the SCNTL3 register are set according to the valid combinations in the bit description.

<sup>2. 50</sup> MHz clock is not supported for Ultra2 SCSI operation.

Table 5.10 Timeout Periods, 40/160 MHz Clock<sup>1</sup>

HTH[7:4], SEL[3:0],	Minimum Timeout (40 or 160 MHz Clock) <sup>2</sup>			
GEN[3:0]	GENSF = 0	GENSF = 1		
0000	Disabled	Disabled		
0001	125 μs	2 ms		
0010	250 μs	4 ms		
0011	500 μs	8 ms		
0100	1 μs	16 ms		
0101	2 ms	32 ms		
0110	4 ms	64 ms		
0111	8 ms	128 ms		
1000	16 ms	256 ms		
1001	32 ms	512 ms		
1010	64 ms	1 sec		
1011	128 ms	2 sec		
1100	1100 256 ms 4.1 1101 512 ms 8.2			
1101				
1110	1.024 sec	16.4 sec		
1111	2.048 sec	32.8 sec		

<sup>1.</sup> These values are correct if the CCF bits in the SCNTL3 register are set according to the valid combinations in the bit description.

#### **HTHSF**

Handshake to Handshake Timer Scale Factor Setting this bit causes this timer to shift by a factor of 16.

#### **GEN[3:0]**

#### **General Purpose Timer Period**

[3:0]

These bits select the period of the general purpose timer. The time measured is the time between enabling and disabling of the timer. When this timing is exceeded, the GEN bit in the SIST1 register is set. Refer to Table 5.8, "Timeout Periods," on page 76 under the SCSI Timer Zero (STIME0), bits [3:0], for the available timeout periods.

Note:

To reset a timer before it has expired and obtain repeatable delays, the time value must be written to zero first, and then

<sup>2.</sup> Ultra2 SCSI operation requires a quadrupled 40 MHz clock.

written back to the desired value. This is also required when changing from one time value to another. See Chapter 2, "Functional Description", for an explanation of how interrupts will be generated when the timers expire.

Register: 0x4A

Response ID Zero (RESPID0)

Read/Write

Register: 0x4B

Response ID One (RESPID1)

Read/Write

RESPID0 and RESPID1 contain the selection or reselection IDs. In other words, these two 8-bit registers contain the ID that the chip responds to on the SCSI bus. Each bit represents one possible ID with the most significant bit of RESPID1 representing ID 15 and the least significant bit of RESPID0 representing ID 0. The SCSI Chip ID (SCID) register still contains the chip ID used during arbitration. The chip can respond to more than one ID because more than one bit can be set in the RESPID1 and RESPID0 registers. However, the chip can arbitrate with only one ID value in the SCID register.

Register: 0x4C SCSI Test Zero (STEST0)

**Read Only** 

7	6	5	4	3	2	1	0
SSAID[3:0]				SLT	ART	SOZ	SOM
0	0	0	0	0	х	1	1

# SSAID[3:0] SCSI Selected As ID

[7:4]

These bits contain the encoded value of the SCSI ID that the SYM53C895 was selected or reselected as during a SCSI selection or reselection phase. These bits are read only and contain the encoded value of 0–15 possible IDs that could be used to select the SYM53C895. During a SCSI selection or reselection phase when a valid ID has been put on the bus, and the SYM53C895 responds to that ID, the "selected as" ID is written into these bits. These bits are used with the RESPID registers to allow response to multiple IDs on the bus.

# SLT Selection Response Logic Test

This bit is set when the SYM53C895 is ready to be selected or reselected. This does not take into account the bus settle delay of 400 ns. This bit is used for functional test and fault purposes.

# ART Arbitration Priority Encoder Test

**2** s the

3

This bit is always set when the SYM53C895 exhibits the highest priority ID asserted on the SCSI bus during arbitration. It is primarily used for chip level testing, but it may be used during low-level mode operation to determine if the SYM53C895 has won arbitration.

### SOZ SCSI Synchronous Offset Zero

This bit indicates that the current synchronous SREQ/SACK offset is zero. This bit is not latched and may change at any time. It is used in low-level synchronous SCSI operations. When this bit is set, the SYM53C895, as an initiator, is waiting for the target to request data transfers. If the SYM53C895 is a target, then the initiator has sent the offset number of acknowledges.

# SOM (SCSI Synchronous Offset Maximum)

0

This bit indicates that the current synchronous SREQ/SACK offset is the maximum specified by bits[3:0] in the SCSI Transfer register. This bit is not latched and may change at any time. It is used in low-level synchronous SCSI operations. When this bit is set, the SYM53C895, as a target, is waiting for the initiator to acknowledge the data transfers. If the SYM53C895 is an initiator, then the target has sent the offset number of requests.

Register: 0x4D

SCSI Test One (STEST1)

Read/Write

7	6	5	4	3	2	1	0
SCLK	SISO	R		QEN	QSEL	R	
0	0	х	х	0	0	х	х

#### SCLK SCSI Clock

7

Setting this bit disables the external SCLK (SCSI Clock) pin and the internal SCSI Clock Quadrupler, and the chip uses the PCI clock as the internal SCSI clock. If a transfer rate of 10 Mbytes/s (or 20 Mbytes/s on a wide SCSI bus) is to be achieved on the SCSI bus, this bit must be Reset and at least a 40 MHz external SCLK must be provided.

#### SISO SCSI Isolation Mode

6

This bit allows the SYM53C895 to put the SCSI bidirectional and input pins into a low power mode when the SCSI bus is not in use. When this bit is set, the SCSI bus inputs are logically isolated from the SCSI bus.

# R Reserved [5:4]

# QEN SCLK Quadrupler Enable

3

# Set this bit to bring the SCSI clock quadrupler out of the powered-down state. The default value of this bit is clear (SCSI clock quadrupler powered down). Set bit 2 after setting this bit, to increase the SCLK frequency to 160 MHz.

# QSEL SCLK Quadrupler Select

2

Set this bit after powering up the SCSI clock quadrupler to increase the SCLK frequency to 160 MHz. This bit has no effect unless bit 3 is set.

# R Reserved [1:0]

5-82 Registers

## 5.2.0.1 Quadrupling the SCSI Clock Frequency

The SYM53C895 SCSI clock quadrupler increases the frequency of a 40 MHz SCSI clock to 160 MHz. Follow these steps to use the clock quadrupler:

- 1. Set the SCLK Quadrupler Enable bit (STEST1, bit 3).
- Poll bit 5 of the STEST4 register. The SYM53C895 sets this bit as soon as it locks in the 160 MHz frequency. The frequency lockup takes approximately 100 microseconds.
- 3. Halt the SCSI clock by setting the Halt SCSI Clock bit (STEST3 bit 5).
- 4. Set the clock conversion factor using the SCF and CCF fields in the SCNTL3 register.
- 5. Set the SCLK Quadrupler Select bit (STEST1, bit 2).
- 6. Clear the Halt SCSI Clock bit.

Register: 0x4E (0xCE) SCSI Test Two (STEST2)

Read/Write

7	6	5	4	3	2	1	0
SCE	ROF	DIF	SLB	SZM	AWS	ExT	LOW
0	0	0	0	0	0	0	0

## SCE SCSI Control Enable

Setting this bit allows all SCSI control and data lines to be asserted through the SCSI Output Control Latch (SOCL) and SCSI Output Data Latch (SODL) registers regardless of whether the SYM53C895 is configured as a target or initiator.

This bit should not be set during normal operation, since it could cause contention on the SCSI bus. It is included for diagnostic purposes only.

SCSI Registers 5-83

#### **ROF** Reset SCSI Offset

Setting this bit clears any outstanding synchronous SREQ/SACK offset. If a SCSI gross error condition occurs, set this bit to clear the offset when a synchronous transfer does not complete successfully. The bit automatically clears itself after resetting the synchronous offset.

6

5

3

2

1

#### **DIF** SCSI Differential Mode

Setting this bit allows the SYM53C895 to interface properly to external differential transceivers. Its only real effect is to 3-State the SBSY/, SSEL/, and SRST/ pads so that they can be used as pure inputs. This bit must be cleared for single-ended or LVD operation. This bit should be set in the initialization routine if the high voltage differential interface is used.

#### **SLB** SCSI Loopback Mode

Setting this bit allows the SYM53C895 to perform SCSI loopback diagnostics. That is, it enables the SCSI core to simultaneously perform as both initiator and target.

#### SZM **SCSI High-Impedance Mode**

Setting this bit places all the open-drain 48 mA SCSI drivers into a high-impedance state. This is to allow internal loopback mode operation without affecting the SCSI bus.

#### **AWS** Always Wide SCSI

When this bit is set, all SCSI information transfers are done in 16-bit wide mode. This includes data, message. command, status and reserved phases. This bit should normally be deasserted since 16-bit wide message, command, and status phases are not supported by the SCSI specifications.

#### **ExT Extend SREQ/SACK Filtering**

LSI Logic Symbios TolerANT SCSI receiver technology includes a special digital filter on the SREQ/ and SACK/ pins that causes glitches on deasserting edges to be disregarded. Setting this bit increases the filtering period from 30 ns to 60 ns on the deasserting edge of the SREQ/ and SACK/ signals.

5-84

This bit must never be set during fast SCSI (greater than 5 mega transfers per second) operations, because a valid assertion could be treated as a glitch.

This bit does not affect the filtering period when the Ultra Enable bit in the SCNTL3 register is set. When the SYM53C895 is executing Ultra2 SCSI transfers, the filtering period is automatically set at 8 ns. When the SYM53C895 is executing Ultra SCSI transfers, the filtering period is automatically set at 15 ns.

## LOW (SCSI Low level Mode)

0

Setting this bit places the SYM53C895 in low-level mode. In this mode, no DMA operations occur, and no SCRIPTS execute. Arbitration and selection may be performed by setting the start sequence bit as described in the SCNTL0 register. SCSI bus transfers are performed by manually asserting and polling SCSI signals. Clearing this bit allows instructions to be executed in SCSI SCRIPTS mode.

Note:

It is not necessary to set this bit for access to the SCSI bitlevel registers (SODL, SBCL, and input registers).

Register: 0x4F (0xCF) SCSI Test Three (STEST3)

Read/Write

7	6	5	4	3	2	1	0
TE	STR	HSC	DSI	S16	TTM	CSF	STW
0	0	0	0	0	0	0	0

## TE TolerANT Enable

7

Setting this bit enables the active negation portion of LSI Logic Symbios TolerANT technology. Active negation causes the SCSI Request, Acknowledge, Data, and Parity signals to be actively deasserted, instead of relying on external pull-ups, when the SYM53C895 is driving these signals. Active deassertion of these signals will occur only when the SYM53C895 is in an information transfer phase. When operating in a differential environment or at fast SCSI timings, TolerANT Active negation should be enabled to improve setup and deassertion times. Active negation is disabled after reset or when this bit is cleared.

SCSI Registers 5-85

For more information on LSI Logic Symbios TolerANT technology, refer to Chapter 1, "Introduction".

This bit must be set if the Ultra Enable bit in SCNTL3 is set.

This bit must be set to use the LVD Link transceivers.

## STR SCSI FIFO Test Read

6

Setting this bit places the SCSI core into a test mode in which the SCSI FIFO can be easily read. Reading the least significant byte of the SODL register causes the FIFO to unload. The functions are summarized in the table below.

_	Register Name	Register Operation	FIFO Bits	FIFO Function
	SODL	Read	15–0	Unload
	SODL0	Read	7–0	Unload
	SODL1	Read	15–8	None

## HSC Halt SCSI Clock

5

Asserting this bit causes the internal divided SCSI clock to come to a stop in a glitchless manner. This bit may be used for test purposes or to lower I<sub>DD</sub> during a power down mode.

This bit is used when enabling the SCSI clock quadrupler. For additional information on the clock quadrupler, please see Section 2.5.1, "Using the SCSI Clock Quadrupler" in Chapter 2.

## DSI Disable Single Initiator Rponse

4

If this bit is set, the SYM53C895 ignores all bus-initiated selection attempts that employ the single-initiator option from SCSI-1. In order to select the SYM53C895 while this bit is set, the SYM53C895 SCSI ID and the initiator SCSI ID must both be asserted. This bit should be asserted in SCSI-2 systems so that a single bit error on the SCSI bus is not interpreted as a single initiator response.

## S16 16-Bit System

3

If this bit is set, all devices in the SCSI system implementation are assumed to be 16 bits. This causes

the SYM53C895 to always check the parity bit for SCSI IDs 15–8 during bus-initiated selection or reselection, assuming parity checking has been enabled. If an 8-bit SCSI device attempts to select the SYM53C895 while this bit is set, the SYM53C895 ignores the selection attempt, because the parity bit for IDs 15–8 will be undriven. See the description of the Enable Parity Checking bit in the SCSI Control Zero (SCNTL0) register on page 5-17 for more information.

## TTM Timer Test Mode

2

Asserting this bit facilitates testing of the selection timeout, general purpose, and handshake to handshake timers by greatly reducing all three timeout periods. Setting this bit starts all three timers and if the respective bits in the SIEN1 register are asserted, the SYM53C895 generates interrupts at timeout. This bit is intended for internal manufacturing diagnosis and should not be used.

## CSF Clear SCSI FIFO

1

Setting this bit causes the "full flags" for the SCSI FIFO to be cleared. This empties the FIFO. This bit is self-resetting. In addition to the SCSI FIFO pointers, the SIDL, SODL, and SODR full bits in the SCSI Status Zero (SSTATO) and SCSI Status Two (SSTAT2) registers are cleared.

## STW SCSI FIFO Test Write

0

Setting this bit places the SCSI core into a test mode in which the FIFO can easily be read or written. While this bit is set, writes to the least significant byte of the SODL register will cause the entire word contained in this register to be loaded into the FIFO. Writing the least significant byte of the SCSI Output Data Latch (SODL) register causes the FIFO to load. These functions are summarized in the table below:

Register Name	Register Operation	FIFO Bits	FIFO Function
SODL	Write	15–0	Load
SODL0	Write	7–0	Load
SODL1	Write	15–8	None

SCSI Registers 5-87

Register: 0x50-0x51 (0xD0-0xD1

SCSI Input Data Latch (SIDL)

Read Only

This register is used primarily for diagnostic testing, programmed I/O operation, or error recovery. Data received from the SCSI bus can be read from this register. Data can be written to the SCSI Output Data Latch (SODL) register and then read back into the SYM53C895 by reading this register to allow loopback testing. When receiving SCSI data, the data flows into this register and out to the host FIFO. This register differs from the SCSI Bus Data Lines (SBDL) register in that SIDL contains latched data and the SBDL always contains exactly what is currently on the SCSI data bus. Reading this register causes the SCSI parity bit to be checked, and causes a parity error interrupt if the data is not valid. The power-up values are indeterminate.

Register: 0x52 (0xD2) SCSI Test 4 (STEST4)

**Read Only** 

7	6	5	4	3	2	1	0
SMC	ODE	LOCK	R	R	R	R	R
х	х	0	х	х	х	х	х

# SMODE SCSI Mode

These bits contain the encoded value of the SCSI operating mode that is indicated by the voltage level sensed at the DIFFSENS pin. The incoming SCSI signal goes to a pair of analog comparators that determine the voltage window of the DIFFSENS signal. These voltage windows indicate low voltage differential, single-ended, or high-power differential operation. The bit values are defined in Table 5.11.

[7:6]

Table 5.11 DIFFSENS Voltage Levels and SCSI Operating Modes

Bit [7:6]	Operating Mode							
00	Not possible							
01	High voltage differential or powered down (for high voltage differential mode, the DIF bit must also be set)							
10	Single-ended							
11	Low Voltage Differential SCSI							

## LOCK (Frequency Lock

5

This bit is used when enabling the SCSI clock quadrupler, which allows the SYM53C895 to transfer data at Ultra2 SCSI rates. Poll this bit for a 1 to determine that the clock quadrupler has locked to 160 MHz. For more information on enabling the clock quadrupler, refer to the descriptions about the SCSI Test One (STEST1) register, bits 2 and 3 on page 5-82.

## R Reserved [4:0]

Register: 0x54-0x55 (0xD4-0xD5) SCSI Output Data Latch (SODL)

Read/Write

This register is used primarily for diagnostic testing or programmed I/O operation. Data written to this register is asserted onto the SCSI data bus by setting the Assert Data Bus bit in the SCNTL1 register. This register sends data using programmed I/O. Data flows through this register when sending data in any mode. It also writes to the synchronous data FIFO when testing the chip. The power-up value of this register is indeterminate.

Register: 0x58-0x59 (0xD8-0xD9)
SCSI Bus Data Lines (SBDL)
Read Only

This register contains the SCSI data bus status. Even though the SCSI data bus is active low, these bits are active high. The signal status is not

SCSI Registers 5-89

latched and is a true representation of exactly what is on the data bus at the time the register is read. This register is used when receiving data through programmed I/O. This register can also be used for diagnostic testing or in low-level mode. The power-up value of this register is indeterminate.

Register: 0x5C-0x5F (0xDC-0xDF)
Scratch Register B (SCRATCHB)
Read/Write

This is a general purpose user definable scratch pad register. Apart from CPU access, only register Read/Write and Memory Moves directed at the SCRATCH register will alter its contents. The SYM53C895 cannot fetch SCRIPTS instructions from this location. When bit 3 in the CTEST2 register is set, this register contains the base address for the 4 KByte internal RAM. Setting CTEST2 bit 3 only causes the base address to appear in the SCRATCHB register; any information that was previously in the register remains intact. Any writes to this register while the bit is set passes through to the actual SCRATCHB register. The power-up values are indeterminate.

Register: 0x60-0x7F (0xE0-0xFF)
Scratch Registers C-J (SCRATCHC-SCRATCHJ)
Read/Write

These registers are general-purpose scratch registers for user-defined functions. The SYM53C895 cannot fetch SCRIPTS instructions from this location. The power-up value of these registers is indeterminate.

# Chapter 6 SCSI SCRIPTS Instruction Set

The SYM53C895 contains a SCSI SCRIPTS processor that permits both DMA and SCSI commands to be fetched from host memory or internal SCRIPTS RAM. Algorithms written in SCSI SCRIPTS control the actions of the SCSI and DMA cores. The SCRIPTS processor executes complex SCSI bus sequences independently of the host CPU. This chapter describes the SCSI SCRIPTS Instruction Set used to write these algorithms. This chapter includes these sections, which describe the benefits and use of SCSI SCRIPTS Instructions:

- Section 6.1, "Low-Level Register Interface Mode," page 6-2
- Section 6.2, "High-Level SCSI SCRIPTS Mode," page 6-2
- Section 6.3, "Block Move Instruction," page 6-6
- Section 6.4, "I/O Instruction," page 6-13
- Section 6.5, "Read/Write Instructions," page 6-22
- Section 6.6, "Transfer Control Instruction," page 6-26
- Section 6.7, "Memory Move Instructions," page 6-33
- Section 6.8, "Load and Store Instructions," page 6-36

After power up and initialization of the SYM53C895, the chip can be operated in the low-level register interface mode or in the high-level SCSI SCRIPTS mode.

# 6.1 Low-Level Register Interface Mode

With the low-level register interface mode, the user has access to the DMA control logic and the SCSI bus control logic. An external processor has access to the SCSI bus signals and the low-level DMA signals, which allows creation of complicated board level test algorithms. The low-level interface is useful for backward compatibility with SCSI devices that require certain unique timings or bus sequences to operate properly. Another feature allowed at the low-level is loopback testing. In loopback mode, the SCSI core can be directed to talk to the DMA core to test internal data paths all the way out to the chip pins.

# 6.2 High-Level SCSI SCRIPTS Mode

To operate in the SCSI SCRIPTS mode, the SYM53C895 requires only a SCRIPTS start address. The start address must be at a dword (four byte) boundary to align all the following SCRIPTS at a dword boundary since all SCRIPTS are 8 or 12 bytes long. Instructions are fetched until an interrupt instruction is encountered, or until an unexpected event (such as a hardware error) causes an interrupt to the external processor.

Once an interrupt is generated, the SYM53C895 halts all operations until the interrupt is serviced. Then, the start address of the next SCRIPTS instruction may be written to the DMA SCRIPTS Pointer register to restart the automatic fetching and execution of instructions.

The SCSI SCRIPTS mode of execution allows the SYM53C895 to make decisions based on the status of the SCSI bus, which off-loads the microprocessor from servicing the numerous interrupts inherent in I/O operations.

Given the rich set of SCSI-oriented features included in the instruction set, and the ability to re-enter the SCSI algorithm at any point, this high-level interface is all that is required for both normal and exception conditions. Switching to low-level mode for error recovery should never be required.

Table 6.1 shows the types of SCRIPTS instructions are implemented in the SYM53C895:

Table 6.1 SCRIPTS Instructions

Instruction	Description
Block Move	Block Move instruction moves data between the SCSI bus and memory
I/O or Read/Write	I/O or Read/Write instructions cause the SYM53C895 to trigger common SCSI hardware sequences, or to move registers
Transfer Control	Transfer Control instruction allows SCRIPTS instructions to make decisions based on real time SCSI bus conditions
Memory Move	Memory Move instruction causes the SYM53C895 to execute block moves between different parts of main memory
Load and Store	Load and Store instructions provide a more efficient way to move data to/from memory from/to an internal register in the chip without using the Memory Move instruction

Each instruction consists of two or three 32-bit words. The first 32-bit word is always loaded into the DMA Command (DCMD) and DMA Byte Counter (DBC) registers, the second into the DMA SCRIPTS Pointer Save (DSPS) register. The third word, used only by Memory Move instructions, is loaded into the Temporary (TEMP) shadow register. In an indirect I/O or Move instruction, the first two 32-bit opcode fetches are followed by one or two more 32-bit fetch cycles.

# 6.2.1 Sample Operation


This sample operation describes execution of a SCRIPTS instruction for a Block Move instruction.

The host CPU, through programmed I/O, gives the DMA SCRIPTS
Pointer (DSP) register (in the Operating Register file) the starting
address in main memory that points to a SCSI SCRIPTS program
for execution.

- Loading the DSP register causes the SYM53C895 to fetch its first instruction at the address just loaded. This is from main memory or the internal RAM, depending on the address.
- 3. The SYM53C895 typically fetches two dwords (64 bits) and decodes the high order byte of the first longword as a SCRIPTS instruction. If the instruction is a Block Move, the lower three bytes of the first longword are stored and interpreted as the number of bytes to be moved. The second longword is stored and interpreted as the 32-bit beginning address in main memory to which the move is directed.
- 4. For a SCSI send operation, the SYM53C895 waits until there is enough space in the DMA FIFO to transfer a programmable size block of data. For a SCSI receive operation, it waits until enough data is collected in the DMA FIFO for transfer to memory. At this point, the SYM53C895 requests use of the PCI bus again to transfer the data.
- 5. When the SYM53C895 is granted the PCI bus, it executes (as a bus master) a burst transfer (programmable size) of data, decrements the internally stored remaining byte count, increments the address pointer, and then releases the PCI bus. The SYM53C895 stays off the PCI bus until the FIFO can again hold (for a write) or has collected (for a read) enough data to repeat the process.

The process repeats until the internally stored byte count has reached zero. The SYM53C895 releases the PCI bus and then performs another SCRIPTS instruction fetch cycle, using the incremented stored address maintained in the DMA SCRIPTS Pointer register. Execution of SCRIPTS instructions continues until an error condition occurs or an interrupt SCRIPTS instruction is received. At this point, the SYM53C895 interrupts the host CPU and waits for further servicing by the host system. It can execute independent Block Move instructions specifying new byte counts and starting locations in main memory. In this manner, the SYM53C895 performs scatter/gather operations on data without requiring help from the host program, generating a host interrupt, or requiring an external DMA controller to be programmed. Figure 6.1 shows a SCRIPTS overview.

Figure 6.1 SCRIPTS Overview



# 6.3 Block Move Instruction

Performing a Block Move instruction, bit 5, Source I/O - Memory Enable (SIOM) and bit 4, Destination I/O - Memory Enable (DIOM) in the DMA Mode (DMODE) register determine whether the source/destination address resides in memory or I/O space. When data is being moved onto the SCSI bus, SIOM controls whether that data comes from I/O or memory space. When data is being moved off of the SCSI bus, DIOM controls whether that data goes to I/O or memory space.

## 6.3.1 First Dword

31	30	29	28	27	26		24	23							16	15							8	7							0
DC	DCMD (DMA Command) Register DBC (DMA Byte Counter) Register																														
IT[	1:0]	ΙA	TIA	OPC	sc	SIP[	2:0]	TC (Transfer Counter) [23:0]																							
0	0	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х

# IT[1:0] Instruction Type - Block Move

The IT bit configuration (00) defines a Block Move Instruction Type.

# IA Indirect Addressing

This bit determines if addressing is direct or indirect. If IA bit is (0), use destination field as an address (direct addressing). If IA bit is (1), use destination field as a pointer to an address (indirect addressing).

[31:30]

29

When this bit is zero, user data is moved to or from the 32-bit data start address for the Block Move instruction. The value is loaded into the chip address register and incremented as data is transferred. The address of the data to move is in the second dword of this instruction.

When this bit is one, the 32-bit user data start address for the Block Move is the address of a pointer to the actual data buffer address. The value at the 32-bit start address is loaded into the chip DMA Next Address for Data (DNAD) register using a third longword fetch (4-byte transfer across the host computer bus).

## **Direct Addressing**

The byte count and absolute address are:

Command	Byte Count
	Address of Data

## **Indirect Addressing**

Use the fetched byte count, but fetch the data address from the address in the instruction.

Command	Byte Count
	Address of Pointer to Data

Once the data pointer address is loaded, it is executed as when the chip operates in the direct mode. This indirect feature allows a table of data buffer addresses to be specified. Using the Symbios SCSI SCRIPTS assembler, the table offset is placed in the script at compile time. Then at the actual data transfer time, the offsets are added to the base address of the data address table by the external processor. The logical I/O driver builds a structure of addresses for an I/O rather than treating each address individually. This feature makes it possible to locate SCSI SCRIPTS in a PROM.

Note: Do not use indirect and table indirect addressing simultaneously; use only one addressing method at a time.

# TIA Table Indirect 32-Bit Addressing

28

When this bit is set, the 24-bit signed value in the start address of the move is treated as a relative displacement from the value in the Data Structure Address (DSA) register. Both the transfer count and the source/ destination address are fetched from this location.

Use the signed integer offset in bits [23:0] of the second four bytes of the instruction, added to the value in the Data Structure Address (DSA) register, to fetch first the byte count and then the data address. The signed value is combined with the data structure base address to generate the physical address used to fetch values from the data structure. Sign-extended values of all ones for negative values are allowed, but bits [31:24] are ignored.

Command	Not Used
Don't Care	Table Offset

Note: Do not use indirect and table indirect addressing simultaneously; use only one addressing method at a time.

Prior to the start of an I/O, the Data Structure Base Address (DSA) register should be loaded with the base address of the I/O data structure. The address may be any address on a longword boundary.

After a Table Indirect opcode is fetched, the DSA is added to the 24-bit signed offset value from the op code to generate the address of the required data; both positive and negative offsets are allowed. A subsequent fetch from that address brings the data values into the chip.

For a MOVE instruction, the 24-bit byte count is fetched from system memory. Then the 32-bit physical address is brought into the SYM53C895. Execution of the move begins at this point.

SCRIPTS can directly execute operating system I/O data structures, saving time at the beginning of an I/O operation. The I/O data structure can begin on any longword boundary and may cross system segment boundaries.

There are two restrictions on the placement of pointer data in system memory:

- The eight bytes of data in the MOVE instruction must be contiguous, as shown below, and
- Indirect data fetches are not available during execution of a Memory to Memory DMA operation.

00	Byte Count
	Physical Data Address

## OPC Op Code

27

This 1-bit Op Code field defines the type of Block Move (MOVE) Instruction to be preformed in Target and Initiator mode.

## **Target Mode**

In Target mode, the Op Code bit defines the following operations:

OPC	Instruction Defined
0	MOVE/MOVE64
1	CHMOV/CHMOV64

These instructions perform the following steps:

- 1. The SYM53C895 verifies that it is connected to the SCSI bus as a Target before executing this instruction.
- 2. The SYM53C895 asserts the SCSI phase signals (SMSG/, SC\_D/, and SI\_O/) as defined by the Phase Field bits in the instruction.
- 3. If the instruction is for the command phase, the SYM53C895 receives the first command byte and decodes its SCSI Group Code.
  - a) If the SCSI Group Code is either Group 0, Group 1, Group 2, or Group 5, and if the Vendor Unique Enhancement 1 (VUE1) bit (SCNTL2 bit 1) is clear, then the SYM53C895 overwrites the DBC register with the length of the Command Descriptor Block: 6, 10, or 12 bytes.
  - b) If the Vendor Unique Enhancement 1 (VUE1) bit (SCNTL2 bit 1) is set, the SYM53C895 receives the number of bytes in the byte count regardless of the group code.
  - c) If the Vendor Unique Enhancement 1 bit is clear and group code is vendor unique, the SYM53C895 receives the number of bytes in the count.
  - d) If any other Group Code is received, the DBC register is not modified and the SYM53C895 requests the number of bytes specified in the DBC register. If the DBC register contains 0x000000, an illegal instruction interrupt is generated.
- 4. The SYM53C895 transfers the number of bytes specified in the DBC register starting at the address specified in the DNAD register. If the opcode bit is set and a data transfer ends on an odd byte boundary, the SYM53C895

- stores the last byte in the SCSI Wide Residue Data Register during a receive operation. This byte is combined with the first byte from the subsequent transfer so that a wide transfer can be completed.
- 5. If the SATN/ signal is asserted by the Initiator or a parity error occurred during the transfer, the transfer can optionally be halted and an interrupt generated. The Disable Halt on Parity Error or ATN bit in the SCNTL1 register controls whether the SYM53C895 halts on these conditions immediately, or waits until completion of the current Move.

## **Initiator Mode**

In Target mode, the Op Code bit defines the following operations:

OPC	Instruction Defined
0	CHMOV
1	MOVE

These instructions perform the following steps:

- 1. The SYM53C895 verifies that it is connected to the SCSI bus as an Initiator before executing this instruction.
- The SYM53C895 waits for an unserviced phase to occur. An unserviced phase is any phase (with SREQ/ asserted) for which the SYM53C895 has not yet transferred data by responding with a SACK/.
- The SYM53C895 compares the SCSI phase bits in the DMA Command (DCMD) register with the latched SCSI phase lines stored in the SCSI Status One (SSTAT1) register. These phase lines are latched when SREQ/ is asserted.
- 4. If the SCSI phase bits match the value stored in the SCSI Status One (SSTAT1) register, the SYM53C895 transfers the number of bytes specified in the DMA Byte Counter (DBC) register starting at the address pointed to by the DNAD register. If the opcode bit is cleared and a data transfer ends on an odd byte boundary, the SYM53C895 stores the last byte in the SCSI Wide Residue (SWIDE)

- register during a receive operation, or in the SCSI Output Data Latch (SODL) register during a send operation. This byte is combined with the first byte from the subsequent transfer so that a wide transfer can complete.
- If the SCSI phase bits do not match the value stored in the SCSI Status One (SSTAT1) register, the SYM53C895 generates a phase mismatch interrupt and the instruction is not executed.
- During a Message-Out phase, after the SYM53C895 has performed a select with Attention (or SATN/ is manually asserted with a Set ATN instruction), the SYM53C895 deasserts SATN/ during the final SREQ/SACK/ handshake.
- 7. When the SYM53C895 is performing a block move for Message-In phase, it does not deassert the SACK/ signal for the last SREQ/SACK/ handshake. Clear the SACK/ signal using the Clear SACK I/O instruction.

# SCSIP[2:0] SCSI Phase

[26:24]

This 3-bit field defines the SCSI information transfer phase. When the SYM53C895 operates in Initiator mode, these bits are compared with the latched SCSI phase bits in the SCSI Status One (SSTAT1) register. When the SYM53C895 operates in Target mode, it asserts the phase defined in this field. Table 6.2 describes the possible combinations and the corresponding SCSI phase.

Table 6.2 SCSI Information Transfer Phase

MSG	C_D	I_0	SCSI Phase
0	0	0	Data-Out
0	0	1	Data-In
0	1	0	Command
0	1	1	Status
1	0	0	Reserved-Out
1	0	1	Reserved-In
1	1	0	Message-Out
1	1	1	Message-In

## TC[23:0] Transfer Counter


[23:0]

[31:0]

This 24-bit field specifies the number of data bytes to be moved between the SYM53C895 and system memory. The field is stored in the DMA Byte Counter (DBC) register. When the SYM53C895 transfers data to/from memory, the DBC register is decremented by the number of bytes transferred. In addition, the DNAD register is incremented by the number of bytes transferred. This process is repeated until the DBC register is decremented to zero. At this time, the SYM53C895 fetches the next instruction.

If bit 28 is set, indicating table indirect addressing, this field is not used. The byte count is instead fetched from a table pointed to by the DSA register.

## 6.3.2 Second Dword



## Start Address

This 32-bit field specifies the starting address of the data to move to/from memory. This field is copied to the DNAD register. When the SYM53C895 transfers data to or from memory, the DNAD register is incremented by the number of bytes transferred.

When bit 29 is set, indicating indirect addressing, this address is a pointer to an address in memory that points to the data location. When bit 28 is set, indicating table indirect addressing, the value in this field is an offset into a table pointed to by the DSA. The table entry contains byte count and address information.

# 6.4 I/O Instruction

I/O Instructions perform the following SCSI operations in Target and Initiator mode. These I/O operations are chosen with the op code bits in the DCMD register. All reserved bits are shaded.

OPC2	OPC1	OPC0	Target Mode	Initiator Mode
0	0	0	Reselect	Select
0	0	1	Disconnect	Wait Disconnect
0	1	0	Wait Select	Wait Reselect
0	1	1	Set	Set
1	0	0	Clear	Clear

This section describes these I/O operations.

## 6.4.1 First Dword

31	30	29		21	26	25	24	23			20	19			16	15				11	10	9	8	/	ь	ວ	4	3			<u>U</u>
DC	DCMD (DMA Command) Register DBC (DMA Byte Counter) Register																														
IT[	1:0]	OF	PC[2	2:0]	RA	TI	Sel		F	₹		E١	NDI	D[3	:0]			R			СС	ТМ	F	3	ACK	F	γ	ATN		R	
0	1	х	х	х	х	х	х	0	0	0	0	х	х	х	х	0	0	0	0	0	х	х	0	0	х	0	0	х	0	0	0

IT[1:0] Instruction Type - I/O Instruction [31:30]
The IT bit configuration (01) defines an I/O Instruction Type.

# OPC[2:0] Op Code [29:27]

The Op Code bit configurations define the I/O operation performed but the Op Code bit meanings change in Target mode compared to Initiator mode. Op Code bit configuration (101, 110, and 111) are considered Read/Write instructions, and are described in that section. This section describes Target mode operations.

I/O Instruction 6-13

## **Target Mode**

OPC2	OPC1	OPC0	Instruction Defined
0	0	0	Reselect
0	0	1	Disconnect
0	1	0	Wait Select
0	1	1	Set
1	0	0	Clear

## Reselect Instruction

- The SYM53C895 arbitrates for the SCSI bus by asserting the SCSI ID stored in the SCSI Chip ID (SCID) register. If it loses arbitration, it tries again during the next available arbitration cycle without reporting any lost arbitration status.
- 2. If the SYM53C895 wins arbitration, it attempts to reselect the SCSI device whose ID is defined in the destination ID field of the instruction. Once the SYM53C895 wins arbitration, it fetches the next instruction from the address pointed to by the DMA SCRIPTS Pointer (DSP) register. This way the SCRIPTS can move on to the next instruction before the reselection completes. It continues executing SCRIPTS until a SCRIPT that requires a response from the Initiator is encountered.
- If the SYM53C895 is selected or reselected before winning arbitration, it fetches the next instruction from the address pointed to by the 32-bit jump address field stored in the DNAD register. Manually set the SYM53C895 to Initiator mode if it is reselected, or to Target mode if it is selected.

## **Disconnect Instruction**

The SYM53C895 disconnects from the SCSI bus by deasserting all SCSI signal outputs.

## **Wait Select Instruction**

- If the SYM53C895 is selected, it fetches the next instruction from the address pointed to by the DMA SCRIPTS Pointer (DSP) register.
- If reselected, the SYM53C895 fetches the next instruction from the address pointed to by the 32-bit jump address field stored in the DNAD register. Manually set the SYM53C895 to Initiator mode when it is reselected.
- If the CPU sets the SIGP bit in the Interrupt Status (STAT0) register, the SYM53C895 aborts the Wait Select instruction and fetches the next instruction from the address pointed to by the 32-bit jump address field stored in the DNAD register.

## **Set Instruction**

When the SACK/ or SATN/ bits are set, the corresponding bits in the SCSI Output Control Latch (SOCL) register are set. Do not set SACK/ or SATN/ except for testing purposes. When the target bit is set, the corresponding bit in the SCSI Control Zero (SCNTL0) register is also set. When the carry bit is set, the corresponding bit in the Arithmetic Logic Unit (ALU) is set.

Note: None of the signals are set on the SCSI bus in Target mode.

### Clear Instruction

When the SACK/ or SATN/ bits are cleared, the corresponding bits are cleared in the SCSI Output Control Latch (SOCL) register. Do not set SACK/ or SATN/ except for testing purposes. When the target bit is cleared, the corresponding bit in the SCSI Control Zero (SCNTL0) register is cleared. When the carry bit is cleared, the corresponding bit in the ALU is cleared.

Note: None of the signals are cleared on the SCSI bus in the Target mode.

I/O Instruction 6-15

## **Initiator Mode**

OPC2	OPC1	OPC0	Instruction Defined
0	0	0	Select
0	0	1	Wait Disconnect
0	1	0	Wait Reselect
0	1	1	Set
1	0	0	Clear

## Select Instruction

- The SYM53C895 arbitrates for the SCSI bus by asserting the SCSI ID stored in the SCSI Chip ID (SCID) register. If it loses arbitration, it tries again during the next available arbitration cycle without reporting any lost arbitration status.
- 2. If the SYM53C895 wins arbitration, it attempts to select the SCSI device whose ID is defined in the destination ID field of the instruction. Once the SYM53C895 wins arbitration, it fetches the next instruction from the address pointed to by the DMA SCRIPTS Pointer (DSP) register. This way the SCRIPTS can move to the next instruction before the selection completes. It continues executing SCRIPTS until a SCRIPT that requires a response from the Target is encountered.
- If the SYM53C895 is selected or reselected before winning arbitration, it fetches the next instruction from the address pointed to by the 32-bit jump address field stored in the DNAD register. Manually set the SYM53C895 to Initiator mode if it is reselected, or to Target mode if it is selected.
- 4. If the Select with SATN/ field is set, the SATN/ signal is asserted during the selection phase.

## Wait Disconnect Instruction

The SYM53C895 waits for the Target to perform a "legal" disconnect from the SCSI bus. A "legal" disconnect occurs when SBSY/ and SSEL/ are inactive for a minimum of one Bus Free delay (400 ns), after the SYM53C895 receives a Disconnect Message or a Command Complete Message.

## Wait Reselect Instruction

- If the SYM53C895 is selected before being reselected, it fetches the next instruction from the address pointed to by the 32-bit jump address field stored in the DNAD register. Manually set the SYM53C895 to Target mode when it is selected.
- If the SYM53C895 is reselected, it fetches the next instruction from the address pointed to by the DMA SCRIPTS Pointer (DSP) register.
- If the CPU sets the SIGP bit in the Interrupt Status (ISTAT0) register, the SYM53C895 aborts the Wait Reselect instruction and fetches the next instruction from the address pointed to by the 32-bit jump address field stored in the DNAD register.

## **Set Instruction**

When the SACK/ or SATN/ bits are set, the corresponding bits in the SCSI Output Cntrol Latch (SOCL) register are set. When the target bit is set, the corresponding bit in the SCSI Control Zero (SCNTL0) register is also set. When the carry bit is set, the corresponding bit in the ALU is set.

## Clear Instruction

When the SACK/ or SATN/ bits are cleared, the corresponding bits are cleared in the SCSI Output Control Latch (SOCL) register. When the target bit is cleared, the corresponding bit in the SCSI Control Zero (SCNTL0) register is cleared. When the carry bit is cleared, the corresponding bit in the ALU is cleared.

## RA Relative Addressing Mode

26

When this bit is set, the 24-bit signed value in the DNAD register is used as a relative displacement from the current DMA SCRIPTS Pointer (DSP) address. Use this bit only in conjunction with the Select, Reselect, Wait Select, and Wait Reselect instructions. The Select and Reselect instructions can contain an absolute alternate jump address or a relative transfer address.

I/O Instruction 6-17

When this bit is set, the 24-bit signed value in the DMA Byte Counter (DBC) register is added to the value in the Data Structure Address (DSA) register, and used as an offset relative to the value in the Data Structure Address (DSA) register. The SCSI Control Three (SCNTL3) value, SCSI ID, synchronous offset and synchronous period are loaded from this address. Prior to the start of an I/O, load the Data Structure Address (DSA) with the base address of the I/O data structure. Any address on a dword boundary is allowed. After a Table Indirect op code is fetched, the Data Structure Address (DSA) is added to the 24-bit signed offset value from the op code to generate the address of the required data. Both positive and negative offsets are allowed. A subsequent fetch from that address brings the data values into the chip.

SCRIPTS can directly execute operating system I/O data structures, saving time at the beginning of an I/O operation. The I/O data structure can begin on any dword boundary and may cross system segment boundaries. There are two restrictions on the placement of data in system memory:

- The I/O data structure must lie within the 8 Mbytes above or below the base address.
- An I/O command structure must have all four bytes contiguous in system memory, as shown below. The offset/period bits are ordered as in the SCSI Transfer (SXFER) register. The configuration bits are ordered as in the SCSI Control Three (SCNTL3) register.

Use bit 25 only in conjunction with the Select, Reselect, Wait Select, and Wait Reselect instructions. Use bits 25 and 26 individually or in combination to produce the following conditions:

Bi	t 25	Bit 26	Addressing Mode
	0	0	Direct
	0	1	Table Indirect
	1	0	Relative
	1	1	Table Relative

## Direct

Uses the device ID and physical address in the instruction.

Command	ID	Not Used	Not Used		
	Absolute Alter	rnate Address			

## **Table Indirect**

Uses the physical jump address, but fetches data using the table indirect method.

Command	Table Offset
	Absolute Alternate Address

## Relative

Uses the device ID in the instruction, but treats the alternate address as a relative jump.

Command	ID	Not Used	Not Used						
	Absolute Jump Offset								

## **Table Relative**

Treats the alternate jump address as a relative jump and fetches the device ID, synchronous offset, and synchronous period indirectly. The value in bits [23:0] of the first four bytes of the SCRIPTS instruction is added to the data structure base address to form the fetch address.

Command	Table Offset							
Alternate Jump Offset								

I/O Instruction 6-19

## Sel Select with ATN/

This bit specifies whether SATN/ is asserted during the selection phase when the SYM53C895 is executing a Select instruction. When operating in Initiator mode, set this bit for the Select instruction. If this bit is set on any other I/O instruction, an illegal instruction interrupt is generated.

24

[19:16]

9

R Reserved [23:20]

## ENDID[3:0] Encoded SCSI Destination ID

This 4-bit field specifies the destination SCSI ID for an I/O instruction.

R Reserved [15:11]

## CC Set/Clear Carry 10

This bit is used in conjunction with a Set or Clear instruction to set or clear the Carry bit. Setting this bit with a Set instruction asserts the Carry bit in the ALU. Clearing this bit with a Clear instruction deasserts the Carry bit in the ALU.

## TM Set/Clear Target Mode

This bit is used in conjunction with a Set or Clear instruction to set or clear Target mode. Setting this bit with a Set instruction configures the SYM53C895 as a Target device (this sets bit 0 of the SCSI Control Zero (SCNTL0) register). Clearing this bit with a Clear instruction configures the SYM53C895 as an Initiator device (this clears bit 0 of the SCNTL0 register).

R Reserved [8:7]

ACK Set/Clear SACK/ 6

R Reserved [5:4]

ATN Set/Clear SATN/ 3

These two bits (6 and 3)are used in conjunction with a Set or Clear instruction to assert or deassert the corresponding SCSI control signal. Bit 6 controls the SCSI SACK/ signal. Bit 3 controls the SCSI SATN/ signal.


The Set instruction asserts SACK/ and/or SATN/ on the SCSI bus. The Clear instruction deasserts SACK/ and/or SATN/ on the SCSI bus. The corresponding bit in the SCSI Output Control Latch (SOCL) register is set or cleared depending on the instruction used.

Since SACK/ and SATN/ are Initiator signals, they are not asserted on the SCSI bus unless the SYM53C895 is operating as an Initiator or the SCSI Loopback Enable bit is set in the SCSI Test Two (STEST2) register.

The Set/Clear SCSI ACK/, ATN/ instruction is used after message phase Block Move operations to give the Initiator the opportunity to assert attention before acknowledging the last message byte. For example, if the Initiator wishes to reject a message, it issues an Assert SCSI ATN instruction before a Clear SCSI ACK instruction.

R Reserved [2:0]

## 6.4.2 Second Dword



SA Start Address [31:0]

This 32-bit field contains the memory address to fetch the next instruction if the selection or reselection fails.

If relative or table relative addressing is used, this value is a 24-bit signed offset relative to the current DMA SCRIPTS Pointer (DSP) register value.

I/O Instruction 6-21

# 6.5 Read/Write Instructions

The Read/Write instruction supports addition, subtraction, and comparison of two separate values within the chip. It performs the desired operation on the specified register and the SCSI First Byte Received (SFBR) register, then stores the result back to the specified register or the SFBR. If the COM bit DMA Control (DCNTL bit 0) is cleared, Read/Write instructions can not be used.

## 6.5.1 First Dword

31	(	30	29		27	26		24	23	22						16	15							8	7							0
DC	DCMD (DMA Command) Register DBC (DMA Byte Counter) Register																															
IT[	[1:	0]	0	PC[2	2:0]	Op	er[2	::0]	D8			Α	(6:0	0]						lmı	mmD Reserved - Must be 0											
0		1	х	Х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	0	0	0	0	0	0	0	0

IT[1:0] Instruction Type - Read/Write Instruction [31:30]

The configuration of the IT bits, the Op code bits and the Operator bits define the Read/Write Instruction Type. The configuration of all these bits determine which instruction is currently selected.

OPC[2:0] Op Code [29:27]

The combinations of these bits determine if the instruction is a Read/Write or an I/O instruction. Op codes 0b000 through 0b100 are considered I/O instructions.

Oper[2:0] Operator [26:24]

These bits are used in conjunction with the opcode bits to determine which instruction is currently selected. Refer to Table 6.1 for field definitions.

D8 Use data8/SFBR 23

When this bit is set, SCSI First Byte Received (SFBR) is used instead of the data8 value during a Read-Modify-Write instruction (see Table 6.1). This allows the user to add two register values.

A[6:0] Register Addr	ess - A[6:0]
----------------------	--------------

It is possible to change register values from SCRIPTS in read-modify-write cycles or move to/from SCSI First Byte Received (SFBR) cycles. A[6:0] selects an 8-bit source/destination register within the SYM53C895.

## ImmD Immediate Data

[15:8]

[22:16]

This 8-bit value is used as a second operand in logical and arithmetic functions.


## A7 Upper Register Address Line [A7]

7

This bit is used to access registers 0x80–0xFF.

R Reserved [6:0]

## 6.5.2 Second Dword



## **Destination Address**

[31:0]

This field contains the 32-bit destination address where the data is to move.

# 6.5.3 Read-Modify-Write Cycles

During these cycles the register is read, the selected operation is performed, and the result is written back to the source register.

The Add operation is used to increment or decrement register values (or memory values if used in conjunction with a Memory to Register Move operation) for use as loop counters.

Subtraction is not available when SCSI First Byte Received (SFBR) is used instead of data8 in the instruction syntax. To subtract one value from another when using SFBR, first XOR the value to subtract (subtrahend) with 0xFF, and add 1 to the resulting value. This creates the 2s compliment of the subtrahend. The two values are then added to obtain the difference.

# 6.5.4 Move To/From SFBR Cycles

All operations are read-modify-writes. However, two registers are involved, one of which is always the SCSI First Byte Received (SFBR). See Table 6.3 for these Read/Write insturctions. The possible functions of this instruction are:

- Write one byte (value contained within the SCRIPTS instruction) into any chip register.
- Move to/from the SCSI First Byte Received (SFBR) from/to any other register.
- Alter the value of a register with AND, OR, ADD, XOR, SHIFT LEFT, or SHIFT RIGHT operators.
- After moving values to the SCSI First Byte Received (SFBR), the compare and jump, call, or similar instructions are used to check the value.
- A Move to SFBR followed by a Move from SFBR is used to perform a register to register move.

Table 6.3 Read/Write Instructions

Operator	Op Code 111 Read Modify Write	Op Code 110 Move to SFBR	Op Code 101 Move from SFBR						
000	Move data into register. Syntax: "Move data8 to RegA"	Move data into SCSI First Byte Received (SFBR) register. Syntax: "Move data8 to SFBR"	Move data into register. Syntax: "Move data8 to RegA"						
0011	Shift register one bit to the left and place the result in the same register. Syntax: "Move RegA SHL RegA"	Shift register one bit to the left and place the result in the SCSI First Byte Received (SFBR) register. Syntax: "Move RegA SHL SFBR"	Shift the SFBR register one bit to the left and place the result in the register. Syntax: "Move SFBR SHL RegA"						
010	OR data with register and place the result in the same register. Syntax: "Move RegA   data8 to RegA"	OR data with register and place the result in the SCSI First Byte Received (SFBR) register. Syntax: "Move RegA   data8 to SFBR"	OR data with SFBR and place the result in the register. Syntax: "Move SFBR   data8 to RegA"						

Table 6.3 Read/Write Instructions (Cont.)

Operator	Op Code 111 Read Modify Write	Op Code 110 Move to SFBR	Op Code 101 Move from SFBR						
011	XOR data with register and place the result in the same register. Syntax: "Move RegA XOR data8 to RegA"	XOR data with register and place the result in the SCSI First Byte Received (SFBR) register. Syntax: "Move RegA XOR data8 to SFBR"	XOR data with SFBR and place the result in the register. Syntax: "Move SFBR XOR data8 to RegA"						
100	AND data with register and place the result in the same register. Syntax: "Move RegA & data8 to RegA"	AND data with register and place the result in the SCSI First Byte Received (SFBR) register. Syntax: "Move RegA & data8 to SFBR"	AND data with SFBR and place the result in the register. Syntax: "Move SFBR & data8 to RegA"						
101 <sup>1</sup>	Shift register one bit to the right and place the result in the same register. Syntax: "Move RegA SHR RegA"	Shift register one bit to the right and place the result in the SCSI First Byte Received (SFBR) register. Syntax: "Move RegA SHR SFBR"	Shift the SFBR register one bit to the right and place the result in the register. Syntax: "Move SFBR SHR RegA"						
110	Add data to register without carry and place the result in the same register. Syntax: "Move RegA + data8 to RegA"	Add data to register without carry and place the result in the SCSI First Byte Received (SFBR) register. Syntax: "Move RegA + data8 to SFBR"	Add data to SFBR without carry and place the result in the register. Syntax: "Move SFBR + data8 to RegA"						
111	Add data to register with carry and place the result in the same register. Syntax: "Move RegA + data8 to RegA with carry"	Add data to register with carry and place the result in the SCSI First Byte Received (SFBR) register. Syntax: "Move RegA + data8 to SFBR with carry"	Add data to SFBR with carry and place the result in the register. Syntax: "Move SFBR + data8 to RegA with carry"						

<sup>1.</sup> Data is shifted through the Carry bit and the Carry bit is shifted into the data byte. Miscellaneous Notes:

- Substitute the desired register name or address for "RegA" in the syntax examples.
- data8 indicates eight bits of data.
- Use SFBR instead of data8 to add two register values.

# 6.6 Transfer Control Instruction

This section describes the Transfer Control Instructions. The configuration of the Op Code bits define which Transfer Control Instruction to perform.

## 6.6.1 First Dword

31	30	29	2	27	26		24	23	22	21	20	19	18	17	16	15							8	7							0
DC	DCMD (DMA Command) Registe												ا	DBC	(DM	ΑВ	yte	Сс	un	ter)	R	egi	ste	r							
IT[	1:0]	OF	°C[2:0	]	SC	SIP[2	2:0]	RA	R	СТ	IF	JMP	CD	СР	WVP	D	DCM-Data Compare Mask				е	С	)C\	V-D		Co	omp	ar	е		
1	0	х	x :	x	х	Х	х	х	0	х	х	х	х	Х	х	х	х	х	Х	х	х	Х	Х	х	x	х	Х	Х	Х	х	х

IT[1:0]

Instruction Type - Transfer Control Instruction [31:30] The IT bit configuration (10) defines the Transfer Control Instruction Type.

OPC [2:0]

# Op Code

[29:27]

This 3-bit field specifies the type of Transfer Control Instruction to execute. All Transfer Control Instructions can be conditional. They can be dependent on a true/false comparison of the ALU Carry bit or a comparison of the SCSI information transfer phase with the Phase field, and/or a comparison of the First Byte Received with the Data Compare field. Each instruction can operate in Initiator or Target mode. Transfer Control Instructions are shown in Table 6.4.

Table 6.4 Transfer Control Instructions

 OPC2	OPC1	OPC0	Instruction Defined								
0	0	0	Jump								
0	0	1	Call								
0	1	0	Return								
0	1	1	Interrupt								
1	Х	Х	Reserved								

## **Jump Instruction**

The SYM53C895 can do a true/false comparison of the ALU carry bit, or compare the phase and/or data as defined by the Phase Compare, Data Compare and True/False bit fields.

If the comparisons are true, then it loads the DMA SCRIPTS Pointer (DSP) register with the contents of the DMA SCRIPTS Pointer Save (DSPS) register. The DSP register now contains the address of the next instruction.

If the comparisons are false, the SYM53C895 fetches the next instruction from the address pointed to by the DMA SCRIPTS Pointer (DSP) register, leaving the instruction pointer unchanged.

## **Call Instruction**

The SYM53C895 can do a true/false comparison of the ALU carry bit, or compare the phase and/or data as defined by the Phase Compare, Data Compare, and True/False bit fields.

If the comparisons are true, it loads the DMA SCRIPTS Pointer (DSP) register with the contents of the DMA SCRIPTS Pointer Save (DSPS) register and that address value becomes the address of the next instruction.

When the SYM53C895 executes a Call instruction, the instruction pointer contained in the DSP register is stored in the Temporary (TEMP) register. Since the TEMP register is not a stack and can only hold one dword, nested call instructions are not allowed.

If the comparisons are false, the SYM53C895 fetches the next instruction from the address pointed to by the DSP register and the instruction pointer is not modified.

## **Return Instruction**

The SYM53C895 can do a true/false comparison of the ALU carry bit, or compare the phase and/or data as defined by the Phase Compare, Data Compare, and True/False bit fields.

If the comparisons are true, it loads the DMA SCRIPTS Pointer (DSP) register with the contents of the DMA SCRIPTS Pointer Save (DSPS) register. That address value becomes the address of the next instruction.

When a Return instruction is executed, the value stored in the Temporary (TEMP) register is returned to the DSP register. The SYM53C895 does not check to see whether the Call instruction has already been executed. It does not generate an interrupt if a Return instruction is executed without previously executing a Call instruction.

If the comparisons are false, the SYM53C895 fetches the next instruction from the address pointed to by the DSP register and the instruction pointer is not modified.

## **Interrupt Instruction**

The SYM53C895 can do a true/false comparison of the ALU carry bit, or compare the phase and/or data as defined by the Phase Compare, Data Compare, and True/False bit fields.

If the comparisons are true, the SYM53C895 generates an interrupt by asserting the IRQ/ signal.

The 32-bit address field stored in the DMA SCRIPTS Pointer Save (DSPS) register can contain a unique interrupt service vector. When servicing the interrupt, this unique status code allows the Interrupt Service Routine to quickly identify the point at which the interrupt occurred.

The SYM53C895 halts and the DMA SCRIPTS Pointer (DSP) register must be written to before starting any further operation.

## Interrupt on the Fly Instruction

The SYM53C895 can do a true/false comparison of the ALU carry bit or compare the phase and/or data as defined by the Phase Compare, Data Compare, and True/False bit fields.

If the comparisons are true, and the Interrupt-on-the-Fly bit (Interrupt Status (ISTAT0) bit 2) is set, the SYM53C895 asserts the Interrupt-on-the-Fly bit.

# SCSIP[2:0] SCSI Phase

This 3-bit field corresponds to the three SCSI bus phase signals that are compared with the phase lines latched when SREQ/ is asserted. Comparisons can be performed to determine the SCSI phase actually being driven on the SCSI bus. Table 6.5 describes the possible

[26:24]

combinations and their corresponding SCSI phase. These bits are only valid when the SYM53C895 is operating in Initiator mode. Clear these bits when the SYM53C895 is operating in Target mode.

Table 6.5 SCSI Phase Comparisons

MSG	C/D	I/O	SCSI Phase
0	0	0	Data-Out
0	0	1	Data-In
0	1	0	Command
0	1	1	Status
1	0	0	Reserved-Out
1	0	1	Reserved-In
1	1	0	Message-Out
1	1	1	Message-In

#### RA Relative Addressing Mode

23

When this bit is set, the 24-bit signed value in the DMA SCRIPTS Pointer Save (DSPS) register is used as a relative offset from the current DMA SCRIPTS Pointer (DSP) address (which is pointing to the next instruction, not the one currently executing). The relative mode does not apply to Return and Interrupt SCRIPTS.

# Jump/Call an Absolute Address

Start execution at the new absolute address.

Command	Condition Codes
	Absolute Alternate Address

# Jump/Call a Relative Address

Start execution at the current address plus (or minus) the relative offset.

Command	Condition Codes
Don't Care	Alternate Jump Offset

The SCRIPTS program counter is a 32-bit value pointing to the SCRIPT currently under execution by the SYM53C895. The next address is formed by adding the 32-bit program counter to the 24-bit signed value of the last 24 bits of the Jump or Call instruction. Because it is signed (2's compliment), the jump can be forward or backward.

A relative transfer can be to any address within a 16 Mbyte segment. The program counter is combined with the 24-bit signed offset (using addition or subtraction) to form the new execution address.

SCRIPTS programs may contain a mixture of direct jumps and relative jumps to provide maximum versatility when writing SCRIPTS. For example, major sections of code can be accessed with far calls using the 32-bit physical address, then local labels can be called using relative transfers. If a SCRIPT is written using only relative transfers it does not require any run time alteration of physical addresses, and can be stored in and executed from a PROM.

#### R Reserved 22

# CT Carry Test

21

When this bit is set, decisions based on the ALU carry bit can be made. True/False comparisons are legal, but Data Compare and Phase Compare are illegal.

#### IF Interrupt-on-the-Fly

20

When this bit is set, the interrupt instruction does not halt the SCRIPTS processor. Once the interrupt occurs, the Interrupt-on-the-Fly bit (Interrupt Status (ISTAT0) bit 2) is asserted.

# JMP Jump If True/False

19

This bit determines whether the SYM53C895 branches when a comparison is true or when a comparison is false. This bit applies to phase compares, data compares, and carry tests. If both the Phase Compare and Data Compare bits are set, then both compares must be true to branch on a true condition. Both compares must be false to branch on a false condition.

Bit 19	Result of Compare	Action
0	False	Jump Taken
0	True	No Jump
1	False	No Jump
1	True	Jump Taken

#### CD Compare Data

18

When this bit is set, the first byte received from the SCSI data bus (contained in the SCSI First Byte Received (SFBR) register) is compared with the Data to be Compared Field in the Transfer Control instruction. The Wait for Valid Phase bit controls when this compare occurs. The Jump if True/False bit determines the condition (true or false) to branch on.

#### **CP** Compare Phase

17

When the SYM53C895 is in Initiator mode, this bit controls phase compare operations. When this bit is set, the SCSI phase signals (latched by SREQ/) are compared to the Phase Field in the Transfer Control instruction. If they match, the comparison is true. The Wait for Valid Phase bit controls when the compare occurs. When the SYM53C895 is operating in Target mode and this bit is set it tests for an active SCSI SATN/ signal.

#### WVP Wait For Valid Phase

16

If the Wait for Valid Phase bit is set, the SYM53C895 waits for a previously unserviced phase before comparing the SCSI phase and data.

If the Wait for Valid Phase bit is cleared, the SYM53C895 compares the SCSI phase and data immediately.

#### DCM Data Compare Mask

[15:8]

The Data Compare Mask allows a SCRIPT to test certain bits within a data byte. During the data compare, if any mask bits are set, the corresponding bit in the SCSI First Byte Received (SFBR) data byte is ignored. For instance, a mask of 0b01111111 and data compare value of 0b1XXXXXXX allows the SCRIPTS processor to determine whether or not the high order bit is set while ignoring the remaining bits.

# DCV Data Compare Value

[7:0]

This 8-bit field is the data compared against the SCSI First Byte Received (SFBR) register. These bits are used in conjunction with the Data Compare Mask Field to test for a particular data value.

#### 6.6.2 Second Dword

31							24	23							16	15							8	7							0
									D	SPS	S (E	MA	SC	CRIE	PTS	Ро	inte	r Sa	ave)	Re	gist	er									
х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х

#### **Jump Address**

[31:0]

This 32-bit field contains the address of the next instruction to fetch when a jump is taken. Once the SYM53C895 fetches the instruction from the address pointed to by these 32 bits, this address is incremented by 4, loaded into the DMA SCRIPTS Pointer (DSP) register and becomes the current instruction pointer.

# 6.7 Memory Move Instructions

For Memory Move instructions, bits 5 and 4 (SIOM and DIOM) in the DMA Mode (DMODE) register determine whether the source or destination addresses reside in memory or I/O space. By setting these bits appropriately, data may be moved within memory space, within I/O space, or between the two address spaces.

The Memory Move instruction is used to copy the specified number of bytes from the source address to the destination address.

Allowing the SYM53C895 to perform memory moves frees the system processor for other tasks and moves data at higher speeds than available from current DMA controllers. Up to 16 Mbytes may be transferred with one instruction. There are two restrictions:

- Both the source and destination addresses must start with the same address alignment (A[1:0]) must be the same). If the source and destination are not aligned, then an illegal instruction interrupt occurs. For the PCI Cache Line Size register setting to take effect, the source and destination must be the same distance from a cache line boundary.
- Indirect addresses are not allowed. A burst of data is fetched from the source address, put into the DMA FIFO and then written out to the destination address. The move continues until the byte count decrements to zero, then another SCRIPT is fetched from system memory.

The DMA SCRIPTS Pointer Save (DSPS) and Data Structure Address (DSA) registers are additional holding registers used during the Memory Move. However, the contents of the Data Structure Address (DSA) register are preserved.

#### 6.7.1 First Dword

31		29	28			25	24	23							16	15							8	7							0
DCI	MD (DMA Command) Register DBC (DMA Byte Counter) Register										r																				
ı	IT[2:	0]		F	₹		NF									TC	(Tra	nsf	er (	Cou	nte	r) [2	23:0	]							
1	1	0	0	0	0	0	х	х	Х	Х	Х	Х	Х	Х	Х	х	Х	Х	Х	Х	Х	Х	Х	х	Х	Х	Х	Х	Х	Х	х

IT[2:0] Instruction Type - Memory Move [31:29]

The IT bit configuration (110) defines a Memory Move Instruction Type.

R Reserved [28:25]

These bits are reserved and must be zero. If any of these bits are set, an illegal instruction interrupt occurs.

NF No Flush 24

When this bit is set, the SYM53C895 performs a Memory Move without flushing the prefetch unit. When this bit is cleared, the Memory Move instruction automatically flushes the prefetch unit. Use the No Flush option if the source and destination are not within four instructions of the current Memory Move instruction.

Note: This bit has no effect unless the Prefetch Enable bit in the

DMA Control (DCNTL) register is set. For information on SCRIPTS instruction prefetching, see Chapter 2,

"Functional Description".

TC[23:0] Transfer Counter [23:0]

The number of bytes to transfer is stored in the lower 24 bits of the first instruction word.

# 6.7.2 Read/Write System Memory from a SCRIPT

By using the Memory Move instruction, single or multiple register values are transferred to or from system memory.


Because the SYM53C895 responds to addresses as defined in the Base Address Register Zero (I/O) or Base Address Register One (MEMORY) registers, it can be accessed during a Memory Move operation if the source or destination address decodes to within the chip register space. If this occurs, the register indicated by the lower seven bits of the address is taken as the data source or destination. In this way, register values are

saved to system memory and later restored, and SCRIPTS can make decisions based on data values in system memory.

The SCSI First Byte Received (SFBR) is not writable using the CPU, and therefore not by a Memory Move. However, it can be loaded using SCRIPTS Read/Write operations. To load the SFBR with a byte stored in system memory, first move the byte to an intermediate SYM53C895 register (for example, a SCRATCH register), and then to the SCSI First Byte Received (SFBR).

The same address alignment restrictions apply to register access operations as to normal memory to memory transfers.

#### 6.7.3 Second Dword



# **DSPS** Register

[31:0]

These bits contain the source address of the Memory Move.

#### 6.7.4 Third Dword



# **TEMP Register**

[31:0]

These bits contain the destination address for the Memory Move.

# 6.8 Load and Store Instructions

The Load and Store instructions provide a more efficient way to move data from/to memory to/from an internal register in the chip without using the normal memory move instruction.

The load and store instructions are represented by two-dword op codes. The first dword contains the DMA Command (DCMD) and DMA Byte Counter (DBC) register values. The second dword contains the DMA SCRIPTS Pointer Save (DSPS) value. This is either the actual memory location of where to load/store, or the offset from the Data Structure Address (DSA), depending on the value of bit 28 (DSA Relative).

A maximum of 4 bytes may be moved with these instructions. The register address and memory address must have the same byte alignment, and the count set such that it does not cross dword boundaries. The memory address may not map back to the chip, excluding RAM and ROM. If it does, a PCI read/write cycle occurs (the data does not actually transfer to/from the chip), and the chip issues an interrupt (Illegal Instruction Detected) immediately following.

Bit A1	Bit A0	Number of Bytes Allowed to Load/Store
0	0	One, two, three or four
0	1	One, two, or three
1	0	One or two
1	1	One

The SIOM and DIOM bits in the DMA Mode (DMODE) register determine whether the destination or source address of the instruction is in Memory space or I/O space, as illustrated in the following table. The Load/Store utilizes the PCI commands for I/O read and I/O write to access the I/O space.

Bit	Source	Destination
SIOM (Load)	Memory	Register
DIOM (Store)	Register	Memory

#### 6.8.1 First Dword

3′	1		29	28	27	26	25	24	23	16 15 8 7 3 2									2		0											
DO	CME	) (I	DM	A Com	nma	nd)	Regi	ster							I	OB(	) (E	)MA	A By	yte	Cou	ınte	r) F	Reg	iste	r						
	IT[2	2:0]	]	DSA	ı	₹	NF	LS	R			R	A[6:	0]			R								вс							
1	1		1	х	0	0	х	х	0	х	х	х	х	х	х	х	0 0 0 0 0 0 0 0 0 0 0 0					0	х	х	х							

IT[2:0] Instruction Type [31:29]

These bits should be 0b111, indicating the Load and Store instruction.

DSA DSA Relative 28

When this bit is cleared, the value in the DMA SCRIPTS Pointer Save (DSPS) is the actual 32-bit memory address used to perform the Load/Store to/from. When this bit is set, the chip determines the memory address to perform the Load/Store to/from by adding the 24 bit signed offset value in the DMA SCRIPTS Pointer Save (DSPS) to the Data Structure Address (DSA).

R Reserved [27:26]

NF No Flush (Store Instruction Only) 25

When this bit is set, the SYM53C895 performs a Store without flushing the prefetch unit. When this bit is cleared, the Store instruction automatically flushes the prefetch unit. Use No Flush if the source and destination are not within four instructions of the current Store instruction. This bit has no effect on the Load instruction.

Note: This bit has no effect unless the Prefetch Enable bit in the DMA Control (DCNTL) register is set. For information on SCRIPTS instruction prefetching, see Chapter 2, "Functional Description".

LS Load/Store 24

When this bit is set, the instruction is a Load. When cleared, it is a Store.

R Reserved [23]

RA[6:0] Register Address [22:16]

A[6:0] selects the register to load/store to/from within the SYM53C895.

R	Reserved	[15:3]
ВС	Byte Count	[2:0]

This value is the number of bytes to load/store.

# 6.8.2 Second Dword


31							24	23							16	15							8	7							0
					SP	S (I	OM/	A S	CRII	PTS	Po	inte	r Sa	ave)	Re	gist	er -	Ме	mo	ry I	O A	Addı	ress	/DS	SA C	Offs	et				
х	Х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х

# Memory I/O Address/DSA Offset

[31:0]

This is the actual memory location of where to load/store, or the offset from the Data Structure Address (DSA) register value.

# 6.8.3 Third Dword



# **TEMP Register**

[31:0]

These bits contain the destination address for the Memory Move.

# Chapter 7 Electrical Characteristics

This chapter specifies the SYM53C895 electrical and mechanical characteristics. It is divided into the following sections:

- Section 7.1, "DC Characteristics," page 7-1
- Section 7.2, "3.3 Volt PCI DC Characteristics," page 7-6
- Section 7.3, "TolerANT Technology Electrical Characteristics," page 7-8
- Section 7.4, "AC Characteristics," page 7-11
- Section 7.5, "PCI and External Memory Interface Timing Diagram," page 7-14
- Section 7.6, "SCSI Timings," page 7-51

# 7.1 DC Characteristics

Table 7.1 Absolute Maximum Stress Ratings<sup>1</sup>

Symbol	Parameter	Min	Max	Unit	Test Conditions
T <sub>STG</sub>	Storage temperature	<b>-</b> 55	150	°C	_
V <sub>DD</sub>	Supply voltage	-0.5	5.0	V	_
V <sub>IN</sub>	Input Voltage	V <sub>SS</sub> - 0.3	V <sub>DD</sub> + 0.3	V	_
I <sub>LP</sub> <sup>2</sup>	Latch-up current	± 150	_	mA	_
ESD <sup>3</sup>	Electrostatic discharge	_	2 k	V	MIL-STD 883C, Method 3015.7

Stresses beyond those listed above may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions beyond those indicated in the Operating Conditions section of the manual is not implied.

<sup>2.</sup>  $-2 \text{ V} < \text{V}_{PIN} < 8 \text{ V}$ 

#### 3. SCSI pins only

**Table 7.2 Operating Conditions** 

Symbol	Parameter	Min	Max <sup>1</sup>	Unit	Test Conditions
V <sub>DD</sub>	Supply voltage	3.135	3.465	V	_
I <sub>DD</sub>	Supply current (dynamic) Supply current (static)		130 1	mA mA	
I <sub>DD-SCSI</sub>	LVD pad supply current	-	600	mA	RBIAS = 2.2 K $\Omega$ , V <sub>DD</sub> = 3.3 V
T <sub>A</sub>	Operating free air	0	70	°C	_
$\theta_{JA}$	Thermal resistance (junction to ambient air)	-	67	°C/W	_

<sup>1.</sup> Conditions that exceed the operating limits may cause the device to function incorrectl

Table 7.3 SCSI Signals, Low Voltage Differential Drivers - SD[15:0]+/-, SDP[1:0]+/-, SREQ+/-, SACK+/-, SMSG+/-, SIO+/-, SCD+/-, SATN+/-, SBSY+/-, SSEL+/-, SRST+/-\*

Symbol	Parameter <sup>1</sup>	Min	Max	Units	Test Conditions
I <sub>O</sub> +	Source (+) current	7	13	mA	Asserted state
I <sub>O</sub> -	Sink (-) current	-7	-13	mA	Asserted state
I <sub>O</sub> +	Sink (-) current	-3.5	-6.5	mA	Negated state
I <sub>O</sub> -	Source (+) current	3.5	6.5	mA	Negated state
I <sub>OZ</sub>	3-State leakage	-20	20	μΑ	
I <sub>OZ</sub> (SRST– only)	3-State leakage	-500	-50	μΑ	

<sup>1.</sup>  $V_{CM}$  = 0.7-1.8 V,  $R_L$  = 0-110  $\Omega$ ,  $R_{BIAS}$  = 2.2 K $\Omega$ . Positive current is into SCSI I/O Processor.

Figure 7.1 LVD Transmitter




Table 7.4 SCSI Signals, Low Voltage Differential Receivers - SD[15:0]+/-, SDP[1:0]+/-, SREQ+/-, SACK+/-, SMSG+/-, SIO+/-, SCD+/-, SATN+-, SBSY+/-, SSEL+/-, SRST+/-

Symbol	Parameter <sup>1</sup>	Min	Max	Units
V <sub>I</sub>	LVD receiver voltage asserting	60	_	mV
V <sub>I</sub>	LVD receiver voltage negating	_	-60	mV

1. VCM = 0.7 - 1.8 V

Figure 7.2 LVD Receiver




Table 7.5 SCSI Signal - DIFFSENS

Symbol	Parameter	Min	Max	Unit	Test Conditions
V <sub>IH</sub>	High voltage differential sense voltage	2.4	V <sub>DD</sub> + 0.3	V	_
V <sub>S</sub>	LVD sense voltage	0.7	1.9	V	_
V <sub>IL</sub>	Single-ended sense voltage	V <sub>SS</sub> - 0.3	0.5	V	_
I <sub>OZ</sub>	3-State leakage	-10	10	μΑ	_

DC Characteristics 7-3

Table 7.6 SCSI Signals - RBIAS+/-

Symbol	Parameter	Min	Max	Unit	Test Conditions
$V_{IN}$	Input voltage	V <sub>DD</sub> - 0.2	_	٧	–125 μΑ

# Table 7.7 Capacitance

Symbol	Parameter	Min	Мах	Unit	Test Conditions
C <sub>I</sub>	Input capacitance of input pads	_	7	pF	_
C <sub>IO</sub>	Input capacitance of I/O pads	_	15	pF	_

Table 7.8 Output Signal - MAC/\_TESTOUT

Symbol	Parameter	Min	Мах	Unit	Test Conditions
V <sub>OH</sub>	Output high voltage	2.4	V <sub>DD</sub>	V	–16 mA
V <sub>OL</sub>	Output low voltage	V <sub>SS</sub>	0.4	V	16 mA
I <sub>OZ</sub>	3-state leakage	-10	10	μΑ	_

Table 7.9 Input Signals - CLK<sup>1</sup>, RST/<sup>1</sup>, IDSEL, GNT/, SCLK/

Symbol	Parameter	Min	Мах	Unit	Test Conditions
V <sub>IH</sub>	Input high voltage	0.5 V <sub>DD</sub>	V5BIAS(PCI)	V	_
V <sub>IL</sub>	Input low voltage	V <sub>SS</sub> - 0.3	0.3 V <sub>DD</sub>	V	_
I <sub>IN</sub>	Input current	-10	10	μΑ	_
I <sub>PULL</sub>	Pull-up current	25	_	μΑ	

<sup>1.</sup> I<sub>PULL</sub> not possible

Table 7.10 Bidirectional Signals - AD[31:0], C\_BE/[3:0], FRAME/, IRDY/, TRDY/, DEVSEL/, STOP/, PERR/, PAR, REQ/ IRQ/, SERR/

Symbol	Parameter	Min	Max	Unit	Test Conditions
V <sub>IH</sub>	Input high voltage	0.5 V <sub>DD</sub>	V5BIAS(PCI)	V	_
V <sub>IL</sub>	Input low voltage	V <sub>SS</sub> - 0.5	0.3 V <sub>DD</sub>	V	_
V <sub>OH</sub>	Output high voltage	0.9 V <sub>DD</sub>	V <sub>DD</sub>	V	–0.5 μΑ
V <sub>OL</sub>	Output low voltage	V <sub>SS</sub>	0.1 V <sub>DD</sub>	V	1.5 μΑ
I <sub>OZ</sub>	3-state leakage	-10	10	μΑ	_
I <sub>PULL</sub>	Pull-up current	25		μΑ	

Table 7.11 Bidirectional Signals - GPIO0\_FETCH/, GPIO1\_MASTER/, GPIO2, GPIO3, GPIO4, MAD[7:0]

Symbol	Parameter	Min	Max	Unit	Test Conditions
V <sub>IH</sub>	Input high voltage	2.0	V5BIAS(MEM)	V	_
V <sub>IL</sub>	Input low voltage	V <sub>SS</sub> - 0.5	0.8	V	_
V <sub>OH</sub>	Output high voltage	2.4	V <sub>DD</sub>	V	-8 mA
V <sub>OL</sub>	Output low voltage	V <sub>SS</sub>	0.4	V	8 mA
I <sub>OZ</sub>	3-state leakage	-10	10	μΑ	_

Table 7.12 Bidirectional Signals - MAS/[1:0], MCE/, MOE/, MWE/

Symbol	Parameter	Min	Max	Unit	Test Conditions
V <sub>IH</sub>	Input high voltage	2.0	V5BIAS (PCI or MEM)	V	_
V <sub>IL</sub>	Input low voltage	V <sub>SS</sub> - 0.5	0.8	V	_
V <sub>OH</sub>	Output high voltage	2.4	V <sub>DD</sub>	٧	–4 mA
V <sub>OL</sub>	Output low voltage	V <sub>SS</sub>	0.4	٧	4 mA
I <sub>OZ</sub>	3-state leakage	-10	10	μΑ	_
I <sub>PULL</sub>	Pull-up current	25	_	μΑ	_

DC Characteristics 7-5

Table 7.13 Input Signal - BIG\_LIT/

Symbol	Parameter	Min	Max	Unit	Test Conditions
V <sub>IH</sub>	Input high voltage	2.0	V5BIAS(PCI)	V	_
V <sub>IL</sub>	Input low voltage	V <sub>SS</sub> - 0.5	0.8	V	_
I <sub>IN</sub>	Input current	-10	10	μΑ	_
I <sub>PULL</sub>	Pull-up current	25	_	μΑ	_

# 7.2 3.3 Volt PCI DC Characteristics

These characteristics apply whenever a  $V_{DD}$  source of 3.3 volts is supplied to the  $V_{DD}$ -I pins of the SYM53C895.

Table 7.14 Bidirectional Signals - AD[31:0], C\_BE[3:0]/, FRAME/, IRDY/, TRDY/, DEVSEL/, STOP/, PERR/, PAR, BYTEPAR[3:0]

Symbol	Parameter	Min	Max	Units	Test Conditions
V <sub>IH</sub>	Input high voltage	0.5 V <sub>DD</sub>	V <sub>DD</sub> + 0.5	V	_
V <sub>IL</sub>	Input low voltage	-0.5	0.3 V <sub>DD</sub>	V	-
V <sub>OH</sub>	Output high voltage	0.9 V <sub>DD</sub>	_	V	-0.5 mA
V <sub>OL</sub>	Output low voltage	_	0.1 V <sub>DD</sub>	V	1.5 mA
I <sub>OZ</sub>	3-state leakage	-10	10	V	_

Table 7.15 Input Signals - CLK, GNT/, IDSEL, RST/

Symbol	Parameter	Min	Мах	Units	Test Conditions
V <sub>IH</sub>	Input high voltage	0.5 V <sub>DD</sub>	V <sub>DD</sub> + 0.5	V	
V <sub>IL</sub>	Input low voltage	-0.5	0.3 V <sub>DD</sub>	V	_
I <sub>IN</sub>	Input leakage	-10	10	μΑ	_

Table 7.16 Output Signals - IRQ/, REQ/

Symbol	Parameter	Min	Max	Units	Test Conditions
V <sub>OH</sub>	Output high voltage	0.9 V <sub>DD</sub>	_	V	-0.5 mA
V <sub>OL</sub>	Output low voltage	_	0.1 V <sub>DD</sub>	V	1.5 mA
I <sub>OZ</sub>	3-state leakage	-10	10	μΑ	_

Table 7.17 Output Signal - SERR/

Symbol	Parameter	Min	Мах	Units	Test Conditions
V <sub>OL</sub>	Output low voltage	_	0.1 V <sub>DD</sub>	V	1.5 mA
I <sub>OZ</sub>	3-state leakage	-10	10	μΑ	_

# 7.3 TolerANT Technology Electrical Characteristics

Table 7.18 TolerANT Technology Electrical Characteristics<sup>1</sup>

Symbol	Parameter	Min	Max	Units	Test Conditions
V <sub>OH</sub> <sup>2</sup>	Output high voltage	2.0	V <sub>DD</sub> + 0.3	V	I <sub>OH</sub> = 7 mA
V <sub>OL</sub>	Output low voltage	V <sub>SS</sub>	0.5	٧	I <sub>OL</sub> = 48 mA
V <sub>IH</sub>	Input high voltage	2.0	V <sub>DD</sub> + 0.3	٧	_
V <sub>IL</sub>	Input low voltage	V <sub>SS</sub> - 0.3	0.8	٧	Referenced to V <sub>SS</sub>
V <sub>IK</sub>	Input clamp voltage	-0.66	-0.77	V	V <sub>DD</sub> = 4.75; I <sub>I</sub> = -20 mA
V <sub>TH</sub>	Threshold, high to low	1.0	1.2	V	-
V <sub>TL</sub>	Threshold, low to high	1.4	1.6	V	-
V <sub>TH</sub> -V <sub>TL</sub>	Hysteresis	300	500	mV	_
I <sub>OH</sub> <sup>2</sup>	Output high current	2.5	24	mA	V <sub>OH</sub> = 2.5 V
I <sub>OL</sub>	Output low current	100	200	mA	V <sub>OL</sub> = 0.5 V
I <sub>OSH</sub> <sup>2</sup>	Short-circuit output high current	_	625	mA	Output driving low, pin shorted to V <sub>DD</sub> supply <sup>3</sup>
I <sub>OSL</sub>	Short-circuit output low current	_	95	mA	Output driving high, pin shorted to V <sub>SS</sub> supply
I <sub>LH</sub>	Input high leakage	_	20	μА	-0.5 < V <sub>DD</sub> < 5.25 V <sub>PIN</sub> = 2.7 V
I <sub>LL</sub>	Input low leakage	_	-20	μΑ	-0.5 < V <sub>DD</sub> < 5.25 V <sub>PIN</sub> = 0.5 V
R <sub>I</sub>	Input resistance	20	_	ΜΩ	SCSI pins <sup>4</sup>
C <sub>P</sub>	Capacitance per pin	_	15	pF	PQFP
t <sub>R</sub> <sup>2</sup>	Rise time, 10% to 90%	4.0	18.5	ns	Figure 7.1
t <sub>F</sub>	Fall time, 90% to 10%	4.0	18.5	ns	Figure 7.1
dV <sub>H</sub> /dt	Slew rate, low to high	0.15	0.50	V/ns	Figure 7.1
dV <sub>L</sub> /dt	Slew rate, high to low	0.15	0.50	V/ns	Figure 7.1

Table 7.18 TolerANT Technology Electrical Characteristics<sup>1</sup> (Cont.)

Symbol	Parameter	Min	Max	Units	Test Conditions
ESD	Electrostatic discharge	2	_	KV	MIL-STD-883C; 3015-7
	Latch-up	100	_	mA	_
	Filter delay	20	30	ns	Figure 7.2
	Ultra filter delay	10	15	ns	Figure 7.2
	Ultra2 filter delay	5	8	ns	Figure 7.2
	Extended filter delay	40	60	ns	Figure 7.2

<sup>1.</sup> These values are guaranteed by periodic characterization; they are not 100% tested on every device.

- 2. Active negation outputs only: Data, Parity, SREQ/, SACK/.
- 3. Single pin only; irreversible damage may occur if sustained for one second.
- 4. SCSI RESET pin has 10 K $\Omega$  pull-up resistor.

Figure 7.3 Rise and Fall Time Test Conditions





Figure 7.4 Input Filtering



<sup>\*</sup> t<sub>1</sub> is the input filtering period

Figure 7.5 Hysteresis of SCSI Receiver




Figure 7.6 Input Current as a Function of Input Voltage






Figure 7.7 Output Current as a Function of Output Voltage





# 7.4 AC Characteristics

The AC characteristics described in this section apply over the entire range of operating conditions (refer to the DC Characteristics section). Chip timings are based on simulation at worst case voltage, temperature, and processing.

Table 7.19 External Clock Timing<sup>1</sup>

Symbol	Parameter	Min	Max	Units
t <sub>1</sub>	Bus clock cycle time	30	DC	ns
	SCSI clock cycle time (SCLK) <sup>2</sup>	25	60	ns

AC Characteristics 7-11


Table 7.19 External Clock Timing<sup>1</sup> (Cont.)

Symbol	Parameter	Min	Max	Units
t <sub>2</sub>	CLK low time <sup>3</sup>	10	_	ns
	SCLK low time <sup>3</sup>	6	33	ns
t <sub>3</sub>	CLK high time <sup>3</sup>	12	_	ns
	SCLK high time <sup>3</sup>	10	33	ns
t <sub>4</sub>	CLK slew rate	1	_	V/ns
	SCLK slew rate	1	_	V/ns

<sup>1.</sup> Timings are for an external 40 MHz clock. A quadrupled 40 MHz clock is required for Ultra2 SCSI operation.

Timings were developed with a load capacitance of 50 pF.

Figure 7.8 External Clock Timing




<sup>2.</sup> This parameter must be met to insure SCSI timings are within specification.

<sup>3.</sup> Duty cycle not to exceed 60/40.

Table 7.20 Reset Input

Symbol	Parameter	Min	Max	Units
t <sub>1</sub>	Reset pulse width	10	_	t <sub>CLK</sub>
t <sub>2</sub>	Reset deasserted setup to CLK high	0	_	ns
t <sub>3</sub>	MAD setup time to CLK high (for configuring the MAD bus only)	20	-	ns
t <sub>4</sub>	MAD hold time from CLK high (for configuring the MAD bus only)	20	_	ns

Figure 7.9 Reset Input




AC Characteristics 7-13

**Table 7.21 Interrupt Output** 

Symbol	Parameter	Min	Max	Units
t <sub>1</sub>	CLK HIGH to IRQ/ LOW	2	11	ns
t <sub>2</sub>	CLK HIGH to IRQ/ high	2	11	ns
t <sub>3</sub>	IRQ/ deassertion time	3	_	CLKs

Figure 7.10 Interrupt Output



# 7.5 PCI and External Memory Interface Timing Diagram

Figure 7.11 through Figure 7.35 represent signal activity when the SYM53C895 accesses the PCI bus. This section includes timing diagrams for access to three groups of external memory configurations. The first group applies to systems with memory size of 64 Kbytes and above; one byte read or write cycle, and fast or normal ROMs. The second group applies to systems with memory size of 64 Kbytes and above, one-byte read or write cycles, and slow ROMs. The third group applies to systems with memory size of 64 Kbytes or less, one-byte read or write cycles, and normal or fast ROM.

Note: Multiple byte accesses to the external memory bus increase the read or write cycle by 11 clocks for each additional byte.

# 7.5.1 Timing Diagrams Included in this Section

#### 7.5.1.1 Target Cycles

- PCI Configuration Register Read
- PCI Configuration Register Write
- Operating Register/SCRIPTS RAM Read
- Operating Register/SCRIPTS RAM Write
- External Memory Read
- External Memory Write

# 7.5.1.2 Initiator Cycles

- Op Code Fetch, Nonburst
- Burst Op Code Fetch
- Back-to-Back Read
- Back-to-Back Write
- Burst Read
- Burst Write


# 7.5.1.3 External Memory Cycles

- Read Cycle, Normal/Fast Memory (≥ 128 Kbytes), Single-Byte Access
- Write Cycle, Normal/Fast Memory (≥ 128 Kbytes), Single-Byte Access
- Read Cycle, Normal/Fast Memory (≥ 128 Kbytes), Multiple-Byte Access
- Write Cycle, Normal/Fast Memory (≥ 128 Kbytes), Multiple-Byte Access
- Read Cycle, Slow Memory (≥ 128 Kbytes)
- Write Cycle, Slow Memory (≥ 128 Kbytes)
- Read Cycle, ≤ 64 Kbytes ROM
- Write Cycle, ≤ 64 Kbytes ROM

Table 7.22 Configuration Register Read Timings

Symbol	Parameter	Min	Max	Unit
t <sub>1</sub>	Shared signal input setup time	7	_	ns
t <sub>2</sub>	Shared signal input hold time	0	_	ns
t <sub>3</sub>	CLK to shared signal output valid	_	11	ns

Figure 7.11 PCI Configuration Register Read



**Table 7.23 Configuration Register Write Timings** 

Symbol	Parameter	Min	Max	Unit
t <sub>1</sub>	Shared signal input setup time	7	_	ns
t <sub>2</sub>	Shared signal input hold time	0	_	ns
t <sub>3</sub>	CLK to shared signal output valid	_	11	ns

Figure 7.12 PCI Configuration Register Write




Table 7.24 Operating Register/SCRIPTS RAM Read Timings

Symbol	Parameter	Min	Max	Unit
t <sub>1</sub>	Shared signal input setup time	7	_	ns
t <sub>2</sub>	Shared signal input hold time	0	_	ns
t <sub>3</sub>	CLK to shared signal output valid	_	11	ns

Figure 7.13 Operating Register/SCRIPTS RAM Read




Table 7.25 Operating Register/SCRIPTS RAM Write Timings

Symbol	Parameter	Min	Max	Unit
t <sub>1</sub>	Shared signal input setup time	7	_	ns
t <sub>2</sub>	Shared signal input hold time	0	_	ns
t <sub>3</sub>	CLK to shared signal output valid	ı	11	ns

Figure 7.14 Operating Register/SCRIPTS RAM Write




Table 7.26 External Memory Read Timings

Symbol	Parameter	Min	Max	Unit
t <sub>1</sub>	Shared signal input setup time	7	_	ns
t <sub>2</sub>	Shared signal input hold time	0	_	ns
t <sub>3</sub>	CLK to shared signal output valid	_	11	ns
t <sub>4</sub>	Side signal input setup time	10	_	ns
t <sub>11</sub>	Address setup to MAS/ HIGH	25	_	ns
t <sub>12</sub>	Address hold from MAS/ HIGH	15	_	ns
t <sub>13</sub>	MAS/ pulse width	25	_	ns
t <sub>14</sub>	MCE/ LOW to data clocked in	160	_	ns
t <sub>15</sub>	Address valid to data clocked in	205	_	ns
t <sub>16</sub>	MOE/ LOW to data clocked in	100	_	ns
t <sub>17</sub>	Data hold from address, MOE/, MCE/ change	0	_	ns
t <sub>18</sub>	Address out from MOE/, MCE/ HIGH	50	_	ns
t <sub>19</sub>	Data setup to CLK HIGH	5	_	ns

Figure 7.15 External Memory Read





Figure 7.15 External Memory Read (Cont.)



**Table 7.27 External Memory Write Timings** 

Symbol	Parameter	Min	Max	Unit
t <sub>1</sub>	Shared signal input setup time	7	_	ns
t <sub>2</sub>	Shared signal input hold time	0	_	ns
t <sub>3</sub>	CLK to shared signal output valid	-	11	ns
t <sub>11</sub>	Address setup to MAS/ HIGH	25	-	ns
t <sub>12</sub>	Address hold from MAS/ HIGH	15	_	ns
t <sub>13</sub>	MAS/ pulse width	25	_	ns
t <sub>20</sub>	Data setup to MWE/ LOW	30	_	ns
t <sub>21</sub>	Data hold from MWE/ HIGH	20	_	ns
t <sub>22</sub>	MWE/ pulse width	100	_	ns
t <sub>23</sub>	Address setup to MWE/ LOW	75	_	ns
t <sub>24</sub>	MCE/ LOW to MWE/ HIGH	120	_	ns
t <sub>25</sub>	MCE/ LOW to MWE/ LOW	25	_	ns
t <sub>26</sub>	MWE/ HIGH to MCE/ HIGH	25	_	ns

Figure 7.16 External Memory Write




Figure 7.16 External Memory Write (Cont.)




Table 7.28 Op Code Fetch, Nonburst Timings

Symbol	Parameter	Min	Max	Unit
t <sub>1</sub>	Shared signal input setup time	7	_	ns
t <sub>2</sub>	Shared signal input hold time	0	-	ns
t <sub>3</sub>	CLK to shared signal output valid	2	11	ns
t <sub>4</sub>	Side signal input setup time	10	-	ns
t <sub>5</sub>	Side signal input hold time	0	-	ns
t <sub>6</sub>	CLK to side signal output valid	-	12	ns
t <sub>7</sub>	CLK HIGH to FETCH/ LOW	-	20	ns
t <sub>8</sub>	CLK HIGH to FETCH/ HIGH	-	20	ns
t <sub>9</sub>	CLK HIGH to MASTER/ LOW	-	20	ns
t <sub>10</sub>	CLK HIGH to MASTER/ HIGH	-	20	ns

Figure 7.17 Op Code Fetch, Nonburst




Table 7.29 Burst Op Code Fetch Timings

Symbol	Parameter	Min	Max	Unit
t <sub>1</sub>	Shared signal input setup time	7	-	ns
t <sub>2</sub>	Shared signal input hold time	0	_	ns
t <sub>3</sub>	CLK to shared signal output valid	2	11	ns
t <sub>4</sub>	Side signal input setup time	10	_	ns
t <sub>5</sub>	Side signal input hold time	0	_	ns
t <sub>6</sub>	CLK to side signal output valid	_	12	ns
t <sub>7</sub>	CLK HIGH to FETCH/ LOW	_	20	ns
t <sub>8</sub>	CLK HIGH to FETCH/ HIGH	_	20	ns
t <sub>9</sub>	CLK HIGH to MASTER/ LOW	_	20	ns
t <sub>10</sub>	CLK HIGH to MASTER/ HIGh	_	20	ns

Figure 7.18 Burst Op Code Fetch




Table 7.30 Back to Back Read Timings

Symbol	Parameter	Min	Max	Unit
t <sub>1</sub>	Shared signal input setup time	7	_	ns
t <sub>2</sub>	Shared signal input hold time	0	_	ns
t <sub>3</sub>	CLK to shared signal output valid	2	11	ns
t <sub>4</sub>	Side signal input setup time	10	_	ns
t <sub>5</sub>	Side signal input hold time	0	_	ns
t <sub>6</sub>	CLK to side signal output valid	_	12	ns
t <sub>9</sub>	CLK HIGH to MASTER/ LOW	_	20	ns
t <sub>10</sub>	CLK HIGH to MASTER/ HIGH	_	20	ns

Figure 7.19 Back-to-Back Read




Table 7.31 Back to Back Write Timings

Symbol	Parameter	Min	Max	Unit
t <sub>1</sub>	Shared signal input setup time	7	_	ns
t <sub>2</sub>	Shared signal input hold time	0	_	ns
t <sub>3</sub>	CLK to shared signal output valid	2	11	ns
t <sub>4</sub>	Side signal input setup time	10	_	ns
t <sub>5</sub>	Side signal input hold time	0	_	ns
t <sub>6</sub>	CLK to side signal output valid	_	12	ns
t <sub>9</sub>	CLK HIGH to MASTER/ LOW	_	20	ns
t <sub>10</sub>	CLK HIGH to MASTER/ HIGH	_	20	ns

Figure 7.20 Back-to-Back Write





Table 7.32 Burst Read Timings

Symbol	Parameter	Min	Max	Unit
t <sub>1</sub>	Shared signal input setup time	7	_	ns
t <sub>2</sub>	Shared signal input hold time	0	_	ns
t <sub>3</sub>	CLK to shared signal output valid	2	11	ns
t <sub>4</sub>	Side signal input setup time	10	_	ns
t <sub>5</sub>	Side signal input hold time	0	_	ns
t <sub>6</sub>	CLK to side signal output valid	_	12	ns
t <sub>9</sub>	CLK HIGH to MASTER/ LOW	_	20	ns
t <sub>10</sub>	CLK HIGH to MASTER/ HIGH	_	20	ns

Figure 7.21 Burst Read



**Table 7.33 Burst Write Timings** 

Symbol	Parameter	Min	Max	Unit
t <sub>1</sub>	Shared signal input setup time	7	_	ns
t <sub>2</sub>	Shared signal input hold time	0	_	ns
t <sub>3</sub>	CLK to shared signal output valid	2	11	ns
t <sub>4</sub>	Side signal input setup time	10	_	ns
t <sub>5</sub>	Side signal input hold time	0	_	ns
t <sub>6</sub>	CLK to side signal output valid	_	12	ns
t <sub>9</sub>	CLK HIGH to MASTER/ LOW	_	20	ns
t <sub>10</sub>	CLK HIGH to MASTER/ HIGH	_	20	ns

Figure 7.22 Burst Write




Table 7.34 Read Cycle Timings, Normal/Fast Memory (≥ 128 Kbytes), Single Byte Access

Symbol	Parameter	Min	Max	Unit
t <sub>11</sub>	Address setup to MAS/ HIGH	25	-	ns
t <sub>12</sub>	Address hold from MAS/ HIGh	15	_	ns
t <sub>13</sub>	MAS/ pulse width	25	_	ns
t <sub>14</sub>	MCE/ LOW to data clocked in	160	_	ns
t <sub>15</sub>	Address valid to data clocked in	205	_	ns
t <sub>16</sub>	MOE/ LOW to data clocked in	100	_	ns
t <sub>17</sub>	Data hold from address, MOE/, MCE/ change	0	_	ns
t <sub>18</sub>	Address out from MOE/, MCE/ HIGH	50	_	ns
t <sub>19</sub>	Data setup to CLK HIGH	5	_	ns

Figure 7.23 Read Cycle, Normal/Fast Memory (≥ 128 Kbytes), Single Byte Access




Figure 7.23 Read Cycle, Normal/Fast Memory (≥ 128 Kbytes), Single Byte Access (Cont.)




Table 7.35 Write Cycle Timings, Normal/Fast Memory (≥ 128 Kbytes), Single Byte Access

Symbol	Parameter	Min	Max	Unit
t <sub>11</sub>	Address setup to MAS/ HIGH	25	_	ns
t <sub>12</sub>	Address hold from MAS/ HIGH	15	_	ns
t <sub>13</sub>	MAS/ pulse width	25	_	ns
t <sub>20</sub>	Data setup to MWE/ LOW	30	_	ns
t <sub>21</sub>	Data hold from MWE/ HIGH	20	_	ns
t <sub>22</sub>	MWE/ pulse width	100	_	ns
t <sub>23</sub>	Address setup to MWE/ LOW	75	_	ns
t <sub>24</sub>	MCE/ low to MWE/ HIGH	120	_	ns
t <sub>25</sub>	MCE/ low to MWE/ LOW	25	_	ns
t <sub>26</sub>	MWE/ high to MCE/ HIGH	25	_	ns

Figure 7.24 Normal/Fast Memory (≥ 128 Kbytes), Single Byte Access, Write Cycle,




Figure 7.24 Normal/Fast Memory (≥ 128 Kbytes) Single Byte Access Write Cycle (Cont.)




Figure 7.25 Normal/Fast Memory (≥ 128 Kbytes), Multiple Byte Access, Read Cycle






Figure 7.25 Normal/Fast Memory (≥ 128 Kbytes) Multiple Byte Access, Read Cycle (Cont.)








Figure 7.26 Normal/Fast Memory (≥ 128 Kbytes) Multiple Byte Access, Write Cycle (Cont.) 26 29 30 CLK (Driven by System) FRAME/ (Driven by Master) AD[31:0] (Driven by Master-Addr; Data In 53C895-Data) C\_BE[3:0]/ Byte Enable (Driven by Master) PAR (Driven by Master-Addr; 'In 53C895-Data) IRDY/ (Driven by Master) TRDY/ (Driven by 53C895) STOP/ (Driven by 53C895) DEVSEL/ (Driven by 53C895) L'ow Order MAD Address Data Out (Driven by 53C895 MAS1/ (Driven by 53C895) MASO/ (Driven by 53C895)

MCE/

MOE/

MWE/

(Driven by 53C895)

(Driven by 53C895)

(Driven by 53C895)

Table 7.36 Read Cycle Timings, Slow Memory (≥ 128 Kbytes)

Symbol	Parameter	Min	Max	Unit
t <sub>11</sub>	Address setup to MAS/ HIGH	25	_	ns
t <sub>12</sub>	Address hold from MAS/ HIGH	15	_	ns
t <sub>13</sub>	MAS/ pulse width	25	_	ns
t <sub>14</sub>	MCE/ LOW to data clocked in	160	_	ns
t <sub>15</sub>	Address valid to data clocked in	205	_	ns
t <sub>16</sub>	MOE/ LOW to data clocked in	100	_	ns
t <sub>17</sub>	Data hold from address, MOE/, MCE/ change	0	_	ns
t <sub>18</sub>	Address out from MOE/, MCE/ HIGH	50	_	ns
t <sub>19</sub>	Data setup to CLK HIGH	5	_	ns

Figure 7.27 Read Cycle, Slow Memory (≥ 128 Kbytes)




Table 7.37 Write Cycle Timings, Slow Memory (≥ 128 Kbytes)

Symbol	Parameter	Min	Max	Unit
t <sub>11</sub>	Address setup to MAS/ HIGH	25	_	ns
t <sub>12</sub>	Address hold from MAS/ HIGH	15	_	ns
t <sub>13</sub>	MAS/ pulse width	25	_	ns
t <sub>20</sub>	Data setup to MWE/ LOW	30	_	ns
t <sub>21</sub>	Data hold from MWE/ HIGH	20	_	ns
t <sub>22</sub>	MWE/ pulse width	100	_	ns
t <sub>23</sub>	Address setup to MWE/ LOW	75	_	ns
t <sub>24</sub>	MCE/ LOW to MWE/ HIGH	120	_	ns
t <sub>25</sub>	MCE/ LOW to MWE/ LOW	25	_	ns
t <sub>26</sub>	MWE/ HIGH to MCE/ HIGH	25	_	ns

Figure 7.28 Write Cycle, Slow Memory (≥ 128 Kbytes)




Figure 7.28 Write Cycle, Slow Memory (≥ 128 Kbytes) (Cont.)




Table 7.38 Read Cycle Timings, ≤ 64 Kbytes ROM

Symbol	Parameter	Min	Max	Unit
t <sub>11</sub>	Address setup to MAS/ HIGH	25	_	ns
t <sub>12</sub>	Address hold from MAS/ HIGH	15	_	ns
t <sub>13</sub>	MAS/ pulse width	25	_	ns
t <sub>14</sub>	MCE/ LOW to data clocked in	160	_	ns
t <sub>15</sub>	Address valid to data clocked in	205	_	ns
t <sub>16</sub>	MOE/ LOW to data clocked in	100	_	ns
t <sub>17</sub>	Data hold from address, MOE/, MCE/ change	0	_	ns
t <sub>18</sub>	Address out from MOE/, MCE/ HIGH	50	_	ns
t <sub>19</sub>	Data setup to CLK HIGH	5	_	ns

Figure 7.29 Read cycle, ≤ 64 Kbytes ROM





Table 7.39 Write Cycle Timings, ≤ 64 Kbytes ROM

Symbol	Parameter	Min	Max	Unit
t <sub>11</sub>	Address setup to MAS/ HIGH	25	_	ns
t <sub>12</sub>	Address hold from MAS/ HIGH	15	_	ns
t <sub>13</sub>	MAS/ pulse width	25	_	ns
t <sub>20</sub>	Data setup to MWE/ LOW	30	_	ns
t <sub>21</sub>	Data hold from MWE/ HIGH	20	_	ns
t <sub>22</sub>	MWE/ pulse width	100	_	ns
t <sub>23</sub>	Address setup to MWE/ LOW	75	_	ns
t <sub>24</sub>	MCE/ LOW to MWE/ HIGH	120	_	ns
t <sub>25</sub>	MCE/ LOW to MWE/ LOW	25	_	ns
t <sub>26</sub>	MWE/ HIGH to MCE/ HIGH	25	_	ns

Figure 7.30 Write Cycle,  $\leq$  64 Kbytes ROM



## 7.6 SCSI Timings

Table 7.40 Initiator Asynchronous Send

Symbol	Parameter	Min	Max	Units
t <sub>1</sub>	SACK/ asserted from SREQ/ asserted	5	_	ns
t <sub>2</sub>	SACK/ deasserted from SREQ/ deasserted	5	-	ns
t <sub>3</sub>	Data setup to SACK/ asserted	55	_	ns
t <sub>4</sub>	Data hold from SREQ/ deasserted	20	_	ns

Figure 7.31 Initiator Asynchronous Send




Table 7.41 Initiator Asynchronous Receive

Symbol	Parameter	Min	Max	Units
t <sub>1</sub>	SACK/ asserted from SREQ/ asserted	5	_	ns
t <sub>2</sub>	SACK/ deasserted from SREQ/ deasserted	5	_	ns
t <sub>3</sub>	Data setup to SREQ/ asserted	0	_	ns
t <sub>4</sub>	Data hold from SACK/ asserted	0	_	ns

Figure 7.32 Initiator Asynchronous Receive




Table 7.42 Target Asynchronous Send

Symbol	Parameter	Min	Max	Units
t <sub>1</sub>	SREQ/ deasserted from SACK/ asserted	5	_	ns
t <sub>2</sub>	SREQ/ asserted from SACK/ deasserted	5	_	ns
t <sub>3</sub>	Data setup to SREQ/ asserted	55	_	ns
t <sub>4</sub>	Data hold from SACK/ asserted	20	_	ns

Figure 7.33 Target Asynchronous Send




Table 7.43 Target Asynchronous Receive

Symbol	Parameter	Min	Max	Units
t <sub>1</sub>	SREQ/ deasserted from SACK/ asserted	5	_	ns
t <sub>2</sub>	SREQ/ asserted from SACK/ deasserted	5	_	ns
t <sub>3</sub>	Data setup to SACK/ asserted	0	_	ns
t <sub>4</sub>	Data hold from SREQ/ deasserted	0	_	ns

Figure 7.34 Target Asynchronous Receive




Figure 7.35 Initiator and Target Synchronous Transfers




Table 7.44 SCSI-1 Transfers (Single-Ended, 5.0 Mbytes/s)

Symbol	Parameter	Min	Max	Units
t <sub>1</sub>	Send SREQ/ or SACK/ assertion pulse width	90	_	ns
t <sub>2</sub>	Send SREQ/ or SACK/ deassertion pulse width	90	-	ns
t <sub>1</sub>	Receive SREQ/ or SACK/ assertion pulse width	90	-	ns
t <sub>2</sub>	Receive SREQ/ or SACK/ deassertion pulse width	90	-	ns
t <sub>3</sub>	Send data setup to SREQ/ or SACK/ asserted	55	-	ns
t <sub>4</sub>	Send data hold from SREQ/ or SACK/ asserted	100	-	ns
t <sub>5</sub>	Receive data setup to SREQ/ or SACK/ asserted	0	-	ns
t <sub>6</sub>	Receive data hold from SREQ/ or SACK/ asserted	45	_	ns

Table 7.45 SCSI-1 Transfers (Differential, 4.17 Mbytes/s)

Symbol	Parameter	Min	Max	Units
t <sub>1</sub>	Send SREQ/ or SACK/ assertion pulse width	96	_	ns
t <sub>2</sub>	Send SREQ/ or SACK/ deassertion pulse width	96	_	ns
t <sub>1</sub>	Receive SREQ/ or SACK/ assertion pulse width	84	_	ns
t <sub>2</sub>	Receive SREQ/ or SACK/deassertion pulse width	84	_	ns
t <sub>3</sub>	Send data setup to SREQ/ or SACK/ asserted	65	_	ns

Table 7.45 SCSI-1 Transfers (Differential, 4.17 Mbytes/s) (Cont.)

Symbol	Parameter	Min	Max	Units
t <sub>4</sub>	Send data hold from SREQ/ or SACK/ asserted	110	_	ns
t <sub>5</sub>	Receive data setup to SREQ/ or SACK/ asserted	0	_	ns
t <sub>6</sub>	Receive data hold from SREQ/ or SACK/ asserted	45	_	ns

Table 7.46 SCSI-2 Fast Transfers 10.0 Mbytes/s (8-Bit Transfers) or 20.0 Mbytes/s (16-Bit Transfers), 40 MHz Clock

Symbol	Parameter	Min	Max	Units
t <sub>1</sub>	Send SREQ/ or SACK/ assertion pulse width	35	_	ns
t <sub>2</sub>	Send SREQ/ or SACK/ deassertion pulse width	35	_	ns
t <sub>1</sub>	Receive SREQ/ or SACK/ assertion pulse width	20	_	ns
t <sub>2</sub>	Receive SREQ/ or SACK/ deassertion pulse width	20	_	ns
t <sub>3</sub>	Send data setup to SREQ/ or SACK/ asserted	33	_	ns
t <sub>4</sub>	Send data hold from SREQ/ or SACK/ asserted	45	-	ns
t <sub>5</sub>	Receive data setup to SREQ/ or SACK/ asserted	0	_	ns
t <sub>6</sub>	Receive data hold from SREQ/ or SACK/ asserted	10	_	ns

Table 7.47 SCSI-2 Fast Transfers 10.0 Mbytes/s (8-Bit Transfers) or 20.0 Mbytes/s (16-Bit Transfers), 50 MHz Clock<sup>1</sup>

Symbol	Parameter <sup>2</sup>	Min	Max	Unit
t <sub>1</sub>	Send SREQ/ or SACK/ assertion pulse width	35	_	ns
t <sub>2</sub>	Send SREQ/ or SACK/ deassertion pulse width	35	_	ns
t <sub>1</sub>	Receive SREQ/ or SACK/ assertion pulse width	20	_	ns
t <sub>2</sub>	Receive SREQ/ or SACK/ deassertion pulse width	20	_	ns
t <sub>3</sub>	Send data setup to SREQ/ or SACK/ asserted	33	_	ns
t <sub>4</sub>	Send data hold from SREQ/ or SACK/ asserted	40 <sup>3</sup>	_	ns
t <sub>5</sub>	Receive data setup to SREQ/ or SACK/ asserted	0	_	ns
t <sub>6</sub>	Receive data hold from SREQ/ or SACK/ asserted	10	_	ns

Transfer period bits (bits [6:4] in the SXFER register) are set to zero and the Extra Clock Cycle of Data Setup bit (bit 7 in SCNTL1) is set.

<sup>2.</sup> For fast SCSI, set the TolerANT Enable bit (bit 7 in STEST3).

Analysis of system configuration is recommended due to reduced driver skew margin in differential systems

Table 7.48 Ultra SCSI Single-Ended Transfers 20.0 Mbytes/s (8-Bit Transfers) or 40.0 Mbytes/s (16-Bit Transfers), Quadrupled 40 MHz Clock<sup>1</sup>

Symbol	Parameter <sup>2</sup>	Min	Max	Unit
t <sub>1</sub>	Send SREQ/ or SACK/ assertion pulse width	16	_	ns
t <sub>2</sub>	Send SREQ/ or SACK/ deassertion pulse width	16	_	ns
t <sub>1</sub>	Receive SREQ/ or SACK/ assertion pulse width	10	_	ns
t <sub>2</sub>	Receive SREQ/ or SACK/ deassertion pulse width	10	_	ns
t <sub>3</sub>	Send data setup to SREQ/ or SACK/ asserted	12	_	ns
t <sub>4</sub>	Send data hold from SREQ/ or SACK/ asserted	17	_	ns
t <sub>5</sub>	Receive data setup to SREQ/ or SACK/ asserted	0	_	ns
t <sub>6</sub>	Receive data hold from SREQ/ or SACK/ asserted	7	_	ns

Transfer period bits (bits [6:4] in the SXFER register) are set to zero and the Extra Clock Cycle of Data Setup bit (bit 7 in SCNTL1) is set.

For fast SCSI, set the TolerANT Enable bit (bit 7 in STEST3). During Ultra SCSI transfers, the value of the Extend REQ/ACK Filtering bit (STEST2, bit 1) has no effect

Table 7.49 Ultra SCSI High Voltage Differential Transfers 20.0 Mbytes/s (8-Bit Transfers) or 40.0 Mbytes/s (16-Bit Transfers), 80 MHz Clock<sup>1</sup>

Symbol	Parameter <sup>1</sup>	Min	Max	Unit
t <sub>1</sub>	Send SREQ/ or SACK/ assertion pulse width	16	_	ns
t <sub>2</sub>	Send SREQ/ or SACK/ deassertion pulse width	16	_	ns
t <sub>1</sub>	Receive SREQ/ or SACK/ assertion pulse width	10	_	ns
t <sub>2</sub>	Receive SREQ/ or SACK/ deassertion pulse width	10	_	ns
t <sub>3</sub>	Send data setup to SREQ/ or SACK/ asserted	16	_	ns
t <sub>4</sub>	Send data hold from SREQ/ or SACK/ asserted	21	_	ns
t <sub>5</sub>	Receive data setup to SREQ/ or SACK/ asserted	0	_	ns
t <sub>6</sub>	Receive data hold from SREQ/ or SACK/ asserted	6	_	ns

During Ultra SCSI transfers, the value of the Extend REQ/ACK Filtering bit (STEST2, bit 1) has no effect.

Table 7.50 Ultra2 SCSI Transfers 40.0 Mbytes/s (8-Bit Transfers) or 80.0 Mbytes/s (16-Bit Transfers), Quadrupled 40 MHz Clock<sup>1</sup>

Symbol	Parameter <sup>2</sup>	Min	Max	Unit
t <sub>1</sub>	Send SREQ/ or SACK/ assertion pulse width	8	_	ns
t <sub>2</sub>	Send SREQ/ or SACK/ deassertion pulse width	8	-	ns
t <sub>1</sub>	Receive SREQ/ or SACK/ assertion pulse width	6	-	ns
t <sub>2</sub>	Receive SREQ/ or SACK/ deassertion pulse width	6	_	ns
t <sub>3</sub>	Send data setup to SREQ/ or SACK/ asserted	10	_	ns
t <sub>4</sub>	Send data hold from SREQ/ or SACK/ asserted	10	-	ns
t <sub>5</sub>	Receive data setup to SREQ/ or SACK/ asserted	4.5	_	ns
t <sub>6</sub>	Receive data hold from SREQ/ or SACK/ asserted	4.5	_	ns

<sup>1.</sup> Transfer period bits (bits [6:4] in the SXFER register) are set to zero and the Extra Clock Cycle of Data Setup bit (bit 7 in SCNTL1) is set.

During Ultra2 SCSI transfers, the value of the Extend REQ/ACK Filtering bit (STEST2, bit 1) has no effect.

Figure 7.36 SYM53C895 Pin Diagram, 272-Ball BGA (Top View)

A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11 VDD	A12	A13	A14	A15	A16	A17	A18	A19	A20
VSS	N/C	SD2+	SD3+	SD4+	N/C	SD5-	SD6-	SD7-	RBIAS	BIAS	SATN+	SBSY+	SACK+	SRST+	SMSG+	SSEL+	SSEL-	N/C	N/C
B1	B2	B3	B4	B5	B6	B7	B8	B9	B10	B11	B12	B13	B14	B15	B16	B17	B18	B19	B20
N/C	SD1+	SD1- C3	SD2-	SD3- C5	SD4- C6	SD5+	SD6+	SD7+ C9	SDP0- C10	N/C C11	SATN- C12	SBSY- C13	SACK- C14	SRST- C15	SMSG- C16	N/C C17	N/C C18	N/C C19	N/C C20
	C2																		
SD0-	N/C D2	N/C D3	N/C D4	N/C D5	N/C D6	N/C D7	N/C D8	N/C D9	SDP0+ D10	N/C D11	N/C D12	N/C D13	N/C D14	N/C D15	N/C D16	SCD- D17	N/C D18	SREQ+	SIO- D20
SD0+	N/C	N/C	VSS	N/C	VDD	N/C	VSS	N/C	N/C	VDD	N/C	VSS	N/C	VDD	SCD+	VSS	SREQ-	SD8+	SD8-
	E2	E3	E4	14/0	V 000	140	1 100	140	140	100	14/0	1 100	140	1 400	1 0001	E17	E18	E19	E20
SDP1-	N/C	N/C	N/C													SIO+	N/C	SD9+	SD9-
F1	F2	F3	F4	1												F17	F18	F19	F20
SD15+	SD15-	SDP1+	VDD	]												VDD	N/C	SD10+	SD10-
G1	G2	G3	G4													G17	G18	G19	G20
SD14+	SD14-	N/C	N/C	1												N/C	N/C	SD11+	SD11-
H1	H2	H3	H4													H17	H18	H19	H20
SD13+	SD13- J2	N/C	VSS J4	1				J9	J10	J11	J12	1				VSS J17	N/C J18	VDDA J19	DIFFSENS J20
LVDSMODE	SD12+	SD12-	N/C					VSS	VSS	VSS	VSS					N/C	VSSA	TEST_ HSC/	SCLK
(TEST) K1	K2	K3	K4	1				K9	K10	K11	K12	1				K17	K18	K19	K20
TEST	TESTIN	N/C	VDD					VSS	VSS	vss	vss					N/C	N/C	MAC/_ TESTOUT	MAD0
L1	L2	L3	L4	1				L9	L10	L11	L12	1				L17	L18	L19	L20
TEST	TEST	TEST	N/C					VSS	VSS	VSS	VSS					VDD	N/C	MAD2	MAD1
M1	M2	M3 VSS	M4					M9	M10	M11	M12					M17	M18	M19	M20
MAS1/	MAS0/	CORE N3	N/C	1				VSS	VSS	VSS	VSS	]				N/C N17	MAD5 N18	MAD4 N19	MAD3 N20
VSS_																	VSS_		
CORE2	MWE/	MOE/	VSS P4	1												VSS P17	CORE P18	MAD7 P19	MAD6 P20
VDD_ CORE	VDD_ CORE	BIG_LIT/	N/C													VDD_ CORE	GPIO3	GPIO4	VSS_ CORE
R1	R2	R3	R4	†												R17	R18	R19	R20
MCE/	RST/	N/C	VDD													VDD	GPIO_ MASTER/	VDD_ CORE	GPIO2
T1	T2	T3	T4	1												T17	T18	T19 GPIO0	T20 V5BIAS
CLK	GNT/	N/C	N/C													N/C	N/C	FETCH/	(MEM)
U1	U2	U3	U4	U5	U6	U7	U8	U9	U10	U11	U12	U13	V14	U15	U16	U17	U18	U19	U20
REQ/	AD31	N/C V3	VSS V4	N/C V5	VDD V6	N/C V7	VSS V8	C_BE2/ V9	VDD V10	SERR/ V11	N/C V12	VSS V13	N/C V14	VDD V15	N/C V16	VSS V17	AD1 V18	N/C V19	IRQ/ V20
AD30 W1	AD29 W2	AD27 W3	N/C W4	AD25 W5	IDSEL W6	AD21 W7	AD18 W8	FRAME/ W9	N/C W10	PERR/ W11	AD15 W12	AD12 W13	N/C W14	N/C W15	N/C W16	AD4 W17	AD2 W18	N/C W19	AD0 W20
AD28	N/C	N/C	N/C	AD24	AD23	AD20	AD17	IRDY/	TRDY/	STOP/	C BE1/	AD13	AD10	AD8	N/C	AD6	V5BIAS (PCI)	N/C	N/C
Y1	Y2	Y3	Y4	Y5	Y6	Y7	Y8	Y9	Y10	Y11	Y12	Y13	Y14	Y15	Y16	Y17	Y18	Y19	Y20
N/C	N/C	AD26	V5BIAS (PCI)	C_BE3/	AD22	AD19	AD16	N/C	DEVSEL/	N/C	PAR	AD14	AD11	AD9	C_BE0/	AD7	AD5	AD3	N/C

Table 7.51 BGA Position and Signal Name Alphabetically

BGA#	Signal	BGA#	Signal	BGA#	Signal	BGA #	# Signal	BGA#	Signal
V20	AD0	M2	MAS0/	T17	N/C	A3	SD2+	D17	VSS
U18 V18	AD1 AD2	M1 R1	MAS1/ MCE/	T18 T3	N/C N/C	A4 A5	SD3+ SD4+	D4 D8	VSS VSS
V 10 Y19	AD3	N3	MOE/	T4	N/C N/C	B7	SD5+	H10	VSS
V17	AD4	N2	MWE/	U12	N/C	B8	SD6+	Hiii	VSS VSS
Y18	AD5	A19	N/C	U14	N/C	B9	SD7+	H12	VSS
W17	AD6	A2	N/C	U16	N/C	D19	SD8+	H13	VSS VSS
Y17 W15	AD7 AD8	A20 A6	N/C N/C	U19 U3	N/C N/C	E19 F19	SD9+ SD10+	H17 H4	VSS
Y15	AD9	B1	N/C N/C	U5	N/C N/C	G19	SD10+ SD11+	H8	VSS VSS VSS
W14	AD10	B11	N/C	U7	N/C	J2	SD12+	H9	VSS
Y14	AD11	B17	N/C	V10	N/C	H1	SD13+	J10	VSS
V13	AD12	B18	N/C	V14	N/C	G1	SD14+	J11	VSS VSS
W13 Y13	AD13 AD14	B19 B20	N/C N/C	V15 V16	N/C N/C	F1 B10	SD15+ SDP0-	J12 J13	VSS VSS
V12	AD14 AD15	C11	N/C N/C	V10	N/C N/C	E1	SDP0- SDP1-	J8	V 33 V 88
Y8	AD16	C12	N/C	V4	N/C	C10	SDP0+	J9	VSS VSS
W8	AD17	C13	N/C	W16	N/C	F3	SDP1+	K10	VSS
<u>V8</u>	AD18	C14	N/C	W19	N/C	U11	SERR/	K11	VSS VSS
Y7 W7	AD19 AD20	C15	N/C N/C	W2 W20	N/C N/C	C20	SIO-	K12 K13	VSS VSS
VV / V7	AD20 AD21	C16	N/C	W3	N/C N/C	E17 B16	SIO+ SMSG-	K13	V 3 3 V 3 3
Ý6	AD22	C18 C2	N/C N/C	W4	N/C	A16	SMSG+	K9	VSS VSS
W6	AD23	C3	N/C	Y1	N/C	D18	SREQ-	L10	VSS
W5	AD24	C4	N/C N/C	Y11	N/C N/C	C19	SREQ+	L11	VSS VSS
V5	AD25	C5	N/C N/C	Y2	N/C N/C	B15	SRST-	L12	VSS VSS
Y3 V3	AD26 AD27	C6 C7	N/C N/C	Y20 Y9	N/C N/C	A15 A18	SRST+ SSEL-	L13 L8	VSS
W1	AD28	C8	N/C N/C	Y12	PAR	A17	SSEL+	L9	VSS
V2	AD29	C9	N/C	V11	PERR/	W11	STOP/	M10	VSS
V1	AD30	D10	N/C N/C	A10	RBIAS	K1	TEST	M11	VSS VSS VSS
U2	AD31	D12 D14	N/C N/C	U1	REQ/	L1	TEST	M12	VSS
P3 Y16	BIG_LIT/ C_BE0/	D14 D2	N/C N/C	R2 B14	RST/ SACK-	L2 L3	TEST TEST	M13 M8	V 3 3
W12	C BE1/	D3	N/C	A14	SACK+	J19	TEST_HSC/	M9	VSS VSS
U9	C_BE2/	D5	N/C	B12	SATN-	K2	TESTIN	N10	VSS
<u>Y</u> 5	C_BE3/	D7	N/C	A12	SATN+	W10	TRDY/	N11	VSS VSS
T1 Y10	CLK DEVSEL/	D9 E18	N/C N/C	B13 A13	SBSY- SBSY+	T20 W18	V5BIAS(MEM) V5BIAS(PCI)	N12 N13	VSS VSS
H20	DIFFSENS	E10	N/C N/C	C17	SCD-	Y4	V5BIAS(PCI)	N17	VSS
V9	FRAME/	E3	N/C	D16	SCD+	D11	VDD	N4	VSS
T2	GNT/	E4	N/C	J20	SCLK	D15	VDD	N8	VSS
	PIO0_FETCH/	F18	N/C	C1	SD0-	D6	VDD	N9	VSS VSS
R18 GPI R20	O1_MASTER/ GPIO2	G17 G18	N/C N/C	B3 B4	SD1- SD2-	F17 F4	VDD VDD	U13 U17	VSS VSS
P18	GPIO3	G3	N/C	B5	SD3-	K4	VDD	U4	VSS
P19	GPIO4	G4	N/C	B6	SD4-	L17	VDD	Ŭ8	VSS
V6	IDSEL	H18	N/C	A7	SD5-	R17	VDD	J18	VSSA
W9	IRDY/	H3	N/C N/C	A8	SD6-	R4	VDD	M3	VSSCORE
U20 J1 LVDS	IRQ/ MODE(TEST)	J17 J4	N/C N/C	A9 D20	SD7- SD8-	U10 U15	VDD VDD	N18 P20	VSSCORE VSSCORE
	C/_TESTOUT	K17	N/C	E20	SD9-	U6	VDD	N1	VSSCORE2
K20	MAD0	K18	N/C	F20	SD10-	A11	VDD_RBIAS		VOCCORLE
L20	MAD1	K3	N/C	G20	SD11-	H19	VDDA		
L19	MAD2	L18	N/C	J3	SD12-	P1	VDDCORE		
M20 M10	MAD3 MAD4	L4 M17	N/C N/C	H2 G2	SD13-	P17	VDDCORE VDDCORE		
M19 M18	MAD5	M17 M4	N/C N/C	F2	SD14- SD15-	P2 R19	VDDCORE		
N20	MAD6	P4	N/C	D1	SD15-	A1	VSS		
N19	MAD7	R3	N/C	B2	SD1+	D13	VSS		


1. NC pins are not connected.

Table 7.52 BGA Position Numerically and Signal Name

BGA#	Signal	BGA#	Signal	BGA	#	Signal	BG	<b>A</b> #	Signal	BGA#	Signal
A12 A3 A44 A5 A6 A7 A8 A9 A10 A11 A12 A13 A15 A16 A17 A18 A19 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B11 B11 B11 B11 B11 B11 B11 B11	VSS N/C SD2+ SD3+ SD4+ N/C SD5- SD6- SD7- RBIAS SD7- RBIAS VDD_RBIAS SSEL+ SMSG+ SSEL+ SSEL+ SSEL+ SSEL+ SD2- SD2- SD3- SD4- SD5- SD7- SD9- N/C SATN- SD9- N/C SATN- SD90- N/C SATN- SBSY- SMSG- N/C	D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 D19 D20 E1 E2 E3 E4 E17 E18 E19 E20 F1 F2 F3 F4 F17 F18 F18 F19 G3 G3 G4 G19 G20 H1 H2 H3 H4 H8	SD0+C SD0+C N/C N/C N/C N/C N/C N/C N/C N/	J3 J4 J8 J9 J10 J11 J12 J13 J17 J18 J19 K1 K2 K3 K4 K8 K9 K10 K11 K12 K13 K19 K2 L1 L2 L3 L4 L8 L9 L10 L11 L12 L13 L17 L18 L19 L10 M1 M1 M1 M1 M1 M1 M1 M1 M1 M1 M1 M1 M1		SD12- N/C VSS VSS VSS VSS VSS VSS VSS N/C VSSA TEST_HSC/ SCLK TESTIN TESTIN N/C VDD VSS VSS VSS VSS VSS VSS VSS VSS VSS	N10 N111 N12 N13 N17 N18 N19 P2 P3 P4 P17 P18 P20 R1 R2 R3 R4 R17 R18 R20 T1 T22 U3 U1 U1 U1 U1 U1 U1 U1 U1 U1 U1 U1 U1 U1	GPIO	VSS VSS VSS VSS VSS VSS VSS VSSCORE MAD7 MAD6 VDDCORE BIG_LIT/ N/C VDDCORE GPIO3 GPIO4 VSSCORE MCE/ RST/ N/C VDD 1_MASTER/ VDD 1_MASTER/ VDDCORE GPIO2 CLK GNT/ N/C N/C N/C N/C N/C N/C N/C N/C N/C N/	V9 V10 V11 V12 V13 V14 V15 V16 V17 V18 V19 V20 W1 W2 W3 W4 W5 W6 W7 W8 W9 W10 W11 W12 W13 W14 W15 W16 W17 W18 W19 W20 Y11 Y12 Y3 Y4 Y5 Y6 Y7 Y8 Y9 Y10 Y11 Y12 Y13 Y14 Y15 Y16 Y17	FRAME/ N/C PERR/ AD15 AD12 N/C N/C N/C AD4 AD2 AD2 AD0 AD28 AD23 AD20 AD17 IRDY/ TRDY/ TRDY/ STOP/ C_BE1/ AD13 AD10 AD6 V5BIAS(PCI) N/C N/C N/C CN/C CBE1/ AD13 AD10 AD10 AD10 AD10 AD10 AD10 AD10 AD10
C7 C8 C9 C10 C11 C12 C13 C14 C15 C16	N/C	H4	N/C VSS VSS VSS VSS VSS VSS VSS VSS N/C	M11		VSS VSS VSS N/C MAD5 MAD4 MAD3 VSSCORE2 MWE/	U16			Y16	C_BE0/
C10 C17 C18 C19 C20	SCD- N/C SREQ+ SIO-	H19 H20	VDDA DIFFSENS ODE(TEST) SD12+	N3 N4 N8 N9		MVE/ MOE/ VSS VSS VSS	V5 V6 V7 V8		AD25 IDSEL AD21 AD18		

<sup>1.</sup> NC pins are not connected.

Figure 7.37 SYM53C895 Pin Diagram, 208-pin QFP



- The decoupling capacitor arrangement shown above is recommended to maximize the benefits of the internal split ground system. Capacitor values between 0.01 and 0.1 μF should provide adequate noise isolation. Because of the number of high current drivers on the SYM53C895, a multilayer PC board with power and ground planes is required.
- 2. A 2.2 k $\Omega$  resistor is required between RBIAS+ and RBIAS- pins. RBIAS- must be connected to 3.3 V as well.

SCSI Timings 7-63

Table 7.53 Signal Name by Pin Number QFP

Signal	Pin Signa	ıl Pin	Signal	Pin	Signal	Pin	Signal	Pin
NC VDD-PCI AD26 V5BIAS(PCI) AD25 AD24 C_BD3/ VSS-PCI IDSEL AD23 AD22 AD21 VDD-PCI AD20 AD19 AD18 AD17 VSS-PCI AD16 C_BE2/ FRAME/ IRDY/ VDD-PCI TRDY/ VDD-PCI TRDY/ DEVSEL/ VDD-PCI STOP/ PERR/ PERR/ PAR VSS-PCI C_BE1/ AD15 AD14 AD13 VDD-PCI AD12 AD11 AD10 AD9 VSS-PCI AD9 VSS-PCI AD10 AD9 VSS-PCI AD10 AD9 VSS-PCI AD6 C_BE0/	19 V5BIA 20 GPIO1 21 VDD-C 22 GPIO2 23 GPIO3 24 GPIO4 25 VSS-C 26 MAD7 27 MAD6 28 MAD5 29 MAD4 30 VDD-I 31 MAD3 32 MAD1 34 MAD0 35 VSS-IG	47 48 S(PCI) 49 50 51 52 53 54 55 6CI 56 57 58 59 6CI 60 0 FETCH 61 S(MEM) 62 L MASTER 63 2ORE 64 2 65 6 66 6 67 70 71 72 0 73 74 75 76 77 0 78 TESTOUT 79 0 81 82 83 ENS 84	SD11- SD11+ SD10+ VSS-SCSI SD9- SD9+ SD8- SD8- SD8- VDD-SCSI SIO- SIC- NC NC NC NC NC NC NC NC NC NC NC NC NC	87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129	RBIAS+ VSS-SCSI SDP0- SDP0+ VDD-SCSI SD7- SD7+ SD6- SD6- SD5- SD5+ SD4- SD4- VDD-SCSI SD3- SD2- SD2+ SD1- SD1+ VSS-SCSI NC NC NC NC NC NC NC NC SD0- SD0- SD0+ SD1- SD1- SD1+ SD1- SD1+ SD1- SD1+ SD1- SD1- SD1- SD1- SD1- SD1- SD1- SD1-	130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173	VDD-SCSI SD12- SD12- SD12+ TEST TEST TEST TEST TEST TEST VDD-IO MAS1/ MAS0 VSS-CORE MWE/ MOE/ VDD-CORE MCE/ BIT_LIT VSS-PCI RST/ CLK GNT/ VDD-PCI REQ/ AD31 VSS-PCI AD30 AD29 AD29 AD28 AD27 NC NC	174 175 176 177 178 179 180 181 182 183 184 185 186 187 198 199 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 208

<sup>1.</sup> NC pins are not connected.

Table 7.54 Alphabetical Signal Name and Pin Number QFP

Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin
AD0 AD0 AD1 AD1 AD4 AD5 AD6 AD7 AD8 AD9 AD10 AD11 AD12 AD13 AD15 AD16 AD17 AD18 AD19 AD20 AD21 AD22 AD23 AD24 AD25 AD26 AD27 AD28 AD27 AD28 AD29 AD30 AD31 BIT_LIT C_BC3 AD27 AD28 AD29 AD30 AD31 BIT_LIT C_BE2/ C_BE1/ C_BE2/ C_BE2/ CDEVSEL/ DIFFSENS FRAME/ GNT/ GPIC0_FETCH	588 511 500 577 488 447 45 444 420 399 388 377 355 144 12 111 10 6 5 3 204 202 201 199 21 20 195 25 84 196 196 21 196 21 196 21 21 21 21 21 21 21 21 21 21 21 21 21	GPIO1_MAS GPIO2 GPIO3 GPIO4 IDSEL IIR\$Q/ IRDY/ MAC/_TESTO MAD0 MAD1 MAD1 MAD2 MAD3 MAD4 MAD5 MAD6 MAD7 MAS0 MAS1/ MCE/ MOE/ NC	65 66 67 9 59 22	NC NC NC NC NC PAR PERR/ RBIAS+ REQ/ RST/ SACK+ SATN+ SATN+ SATN- SBSY+ SCD+ SCD+ SCD+ SCD+ SCD1+ SD10- SD11+ SD10- SD11+ SD12- SD13- SD13- SD14+ SD15- SD2- SD2- SD3- SD4- SD5+ SD4- SD5+	161 205 206 207 208 30 28 130 129 198 122 121 127 126 124 123 112 111 80 163 162 150 149 90 89 88 87 176 175 173 172 171 170 168 167 148 147 146 145 143 144 145 145 146 147 148 149 141	SD5- SD6- SD6- SD7- SD8- SD8- SD9- SDP0- SDP1- SDP1- SERR/ SIO- SMSG- SREQ- SRST- SSEL- SRST- SSEL- STOP/ TEST TEST TEST TEST TEST TEST TEST TES	140 138 137 136 135 95 94 93 92 133 132 166 165 29 98 97 117 118 114 113 27 82 177 180 181 182 183 178 49 85 86 44 87 88 88 88 88 88 88 88 88 88 88 88 88	VDD-PCI VDD-PCI VDD-PCI VDD-PCI VDD-PCI VDD-PCI VDD-PCI VDD-SCSI VDD-SCSI VDD-SCSI VDD-SCSI VDD-SCSI VDD-SCSI VDD-SCSI VDD-SCSI VDS-SCSI VDS-SCSI VDS-PCI VSS-PCI VSS-PCI VSS-PCI VSS-PCI VSS-PCI VSS-PCI VSS-PCI VSS-SCSI VSS-SCSI VSS-SCSI VSS-SCSI VSS-SCSI VSS-SCSI VSS-SCSI VSS-SCSI	13 23 26 36 46 60 197 86 96 115 125 134 144 164 174 83 68 187 78 18 31 41 56 193 200 91 128 131 139 151 169

<sup>1.</sup> NC pins are not connected.

SCSI Timings 7-65





Figure 7.38 SYM53C895 Mechanical Drawing, 208-pin QFP

Important: This drawing may not be the latest version. For board layout and manufacturing, obtain the most recent engineering drawings from your LSI Logic marketing representative by requesting the outline drawing for package code P9.

Figure 7.38 SYM53C895 Mechanical Drawing, 208-pin QFP (cont.)




Important:

This drawing may not be the latest version. For board layout and manufacturing, obtain the most recent engineering drawings from your LSI Logic marketing representative by requesting the outline drawing for package code P9.

SCSI Timings 7-67

Figure 7.39 SYM53C895 Mechanical Drawing, 272 BGA



**Important:** 

This drawing may not be the latest version. For board layout and manufacturing, obtain the most recent engineering drawings from your LSI Logic marketing representative by requesting the outline drawing for package code V5.

# Appendix A Register Summary

Table A.1 SYM53C896 Register Map

Register Name	Address	Read/Write	Page
PCI Registers			
Vendor ID	0x00-0x01	Read Only	5-3
Device ID	0x02-0x03	Read Only	5-3
Command	0x04-0x05	Read/Write	5-3
Status	0x06-0x07	Read/Write	5-5
Revision ID (Rev ID)	0x08	Read Only	5-6
Class Code	0x09-0x0B	Read Only	5-7
Cache Line Size	0x0C	Read/Write	5-7
Latency Timer	0x0D	Read/Write	5-8
Header Type	0x0E	Read Only	5-8
Base Address Register Zero (I/O)	0x10-0x13	Read/Write	5-9
Base Address One (Memory)	0x14-0x17	Read/Write	5-9
RAM Base Address	0x18-0x1B	Read/Write	5-10
Subsystem Vendor ID	0x2C-0x2D	Read Only	5-10
Subsystem ID	0x2E-0x2F	Read Only	5-11
Expansion ROM Base Address	0x30-0x33	Read/Write	5-12
Interrupt Line	0x3C	Read/Write	5-13
Interrupt Pin	0x3D	Read Only	5-13
Min_Gnt	0x3E	Read Only	5-14

Table A.1 SYM53C896 Register Map (Cont.)

Register Name	Address	Read/Write	Page
Max_Lat	0x3F	Read Only	5-14
SCSI Registers			
SCSI Control Zero (SCNTL0)	0x00	Read/Write	5-17
SCSI Control One (SCNTL1)	0x01	Read/Write	5-20
SCSI Control Two (SCNTL2)	0x02	Read/Write	5-23
SCSI Contr0l Three (SCNTL3)	0x03	Read/Write	5-25
SCSI Chip ID (SCID)	0x04	Read/Write	5-28
SCSI Transfer (SXFER)	0x05	Read/Write	5-29
SCSI Destination ID (SDID)	0x06	Read/Write	5-33
General Purpose (GPREG)	0x07	Read/Write	5-34
SCSI First Byte Received (SFBR)	0x08	Read/Write	5-35
SCSI Output Control Latch (SOCL)	0x09	Read /Write	5-36
SCSI Selector ID (SSID)	0x0A	Read Only	5-36
SCSI Bus Control Lines (SBCL)	0x0B	Read Only	5-37
DMA Status (DSTAT)	0x0C	Read Only	5-38
SCSI Status Zero (SSTAT0)	0x0D	Read Only	5-40
SCSI Status One (SSTAT1)	0x0E	Read Only	5-42
SCSI Status Two (SSTAT2)	0x0F	Read Only	5-44
Data Structure Address (DSA)	0x10-0x13	Read/Write	5-46
Interrupt Status (ISTAT)	0x14	Read/Write	5-46
Chip Test Zero (CTEST0)	0x18	Read/Write	5-49
Chip Test One (CTEST1)	0x19	Read Only	5-50
Chip Test Two (CTEST2)	0x1A	Read/Write	5-50
Chip Test Three (CTEST3)	0x1B	Read/Write	5-52
Temporary (TEMP)	0x1C-0x1F	Read/Write	5-53

Table A.1 SYM53C896 Register Map (Cont.)

Register Name	Address	Read/Write	Page
DMA FIFO (DFIFO)	0x20 (A0)	Read Only	5-53
Chip Test Four (CTEST4)	0x21	Read/Write	5-54
Chip Test Five (CTEST5)	0x22	Read/Write	5-56
Chip Test Six (CTEST6)	0x23	Read/Write	5-57
DMA Byte Counter (DBC)	0x24-0x26	Read/Write	5-58
DMA Command (DCMD)	0x27	Read/Write	5-58
DMA Next Address (DNAD)	0x28-0x2B	Read/Write	5-59
DMA SCRIPTS Pointer (DSP)	0x2C-0x2F	Read/Write	5-59
DMA SCRIPTS Pointer Save (DSPS)	0x30-0x33	Read/Write	5-59
Scratch Register A (SCRATCH A)	0x34-0x37	Read/Write	5-60
DMA Mode (DMODE)	0x38	Read/Write	5-60
DMA Interrupt Enable (DIEN)	0x39	Read/Write	5-63
Scratch Byte Register (SBR)	0x3A	Read/Write	5-64
DMA Control (DCNTL)	0x3B	Read/Write	5-64
Adder Sum Output (ADDER)	0x3C-0x3F	Read Only	5-66
SCSI Interrupt Enable Zero (SIEN0)	0x40	Read/Write	5-66
SCSI Interrupt Enable One (SIEN1)	0x41	Read/Write	5-68
SCSI Interrupt Status Zero (SIST0)	0x42	Read Only	5-69
SCSI Interrupt Status One (SIST1)	0x43	Read Only	5-72
SCSI Longitudinal Parity (SLPAR)	0x44	Read/Write	5-73
SCSI Wide Residue (SWIDE)	0x45	Read Only	5-74
Memory Access Control (MACNTL)	0x46	Read/Write	5-74
General Purpose Pin Control (GPCNTL)	0x47	Read/Write	5-75
SCSI Timer Zero (STIME0)	0x48	Read/Write	5-76
SCSI Timer One (STIME1)	0x49	Read/Write	5-77

Table A.1 SYM53C896 Register Map (Cont.)

Register Name	Address	Read/Write	Page
Response ID Zero (RESPID0)	0x4A	Read/Write	5-80
Response ID One (RESPID1)	0x4B	Read/Write	5-80
SCSI Test Zero (STEST0)	0x4C	Read Only	5-80
SCSI Test One (STEST1)	0x4D	Read/Write	5-82
SCSI Test Two (STEST2)	0x4E (0xCE)	Read/Write	5-83
SCSI Test Three (STEST3)	0x4F (0xCF)	Read/Write	5-85
SCSI Input Data Latch (SIDL)	0x50-0x51 (0xD0-0xD1	Read Only	5-88
SCSI Test 4 (STEST4)	0x52 (0xD2)	Read Only	5-88
SCSI Output Data Latch (SODL)	0x54-0x55 (0xD4-0xD5)	Read/Write	5-89
SCSI Bus Data Lines (SBDL)	0x58-0x59 (0xD8-0xD9)	Read Only	5-89
Scratch Register B (SCRATCHB)	0x5C-0x5F (0xDC-0xDF)	Read/Write	5-90
Scratch Registers C-J (SCRATCHC-SCRATCHJ)	0x60-0x7F (0xE0-0xFF)	Read/Write	5-90

# Appendix B External Memory Interface Diagram Examples

Figure B.1 16 Kbytes Interface with 200 ns Memory






Figure B.2 64 Kbytes Interface with 200 ns Memory




MAD Bus Sense Logic Enabled for 64 Kbytes of Slow Memory (200 ns Device @ 33 MHz).

Figure B.3 256 Kbytes Interface with 150 ns Memory



MAD Bus Sense Logic Enabled for 256 Kbytes for Fast Memory (150 ns Device @ 33 MHz). The HCT374s may be replaced with HCT377s.

Figure B.4 512 Kbytes Interface with 150 ns Memory



Draft 6/8/99

MAD Bus Sense Logic Enabled for 512 Kbytes of Slow Memory (150 ns Devices, Additional Time Required for HCT139 @ 33 MHz). The HCT374s may be replaced with HCT377s.

# Appendix C Circuit Board Layout Issues

Higher data transfer rates, such as Ultra2 SCSI, make good Printed Circuit Board (PCB) layout practices more critical than ever. Some of the layout design criteria that need to be considered are separation of Low Voltage Differential (LVD) and TTL/CMOS signals, routing of the differential pairs, trace impedance, stub lengths, decoupling power supplies and the dielectric constant of the board material. When certain PCB layout guidelines are not followed, various signal degradation effects can result. Impedance mismatches cause reflections. Crosstalk, dielectric loss, skin effects, dispersion loss and reduction of noise margin are some other unwanted by-products of poor PCB layout practices.

Note: This information was originally published in Symbios System Engineering Notes 893 (PCB Layout for SYM53C895) and 898 (Analog Power Filtering for SYM53C895).

This appendix contains these topics:

- Section C.1, "Signal Separation," page C-2
- Section C.2, "Routing Signal Lines," page C-2
- Section C.3, "Impedance Matching," page C-2
- Section C.4, "Termination and Stub Length," page C-2
- Section C.5, "Decoupling," page C-3
- Section C.6, "Dielectric," page C-3
- Section C.7, "Considerations Specific to the SYM53C895," page C-3

# **C.1 Signal Separation**

Avoid crosstalk problems by providing a good separation between LVD and TTL/CMOS signals. Crosstalk is proportional to dv/dt. TTL/CMOS signals have larger voltage swings than LVD and can effect them if lines are running in close proximity. The best means of separation is to provide a ground trace between the two types of signals. Another means of keeping the two kinds of signals apart is to place them on separate layers. If LVD and TTL/CMOS signals need to be on the same layer, they should be separated by as much distance as possible.

# **C.2 Routing Signal Lines**

Routing of differential lines is an important factor in maintaining signal integrity. Differentially paired traces must be kept equidistant. Each line should be kept as parallel as possible to its counterpart. To avoid skew issues, the two lines should be exactly the same in length. Abiding by these rules ensures that the rejection of common mode noise, inherent to differentially paired signals, remains intact. Another consideration in laying out these traces is to avoid sharp orthogonal turns. This type of turn needs to be angled to avoid sharp changes in impedance.

# **C.3** Impedance Matching

Trace impedance should match the impedance of the media as close as possible to avoid signal reflections. A typical differential impedance for the cable is about 120  $\Omega$ . The impedance of a trace on the PCB is controlled by its height and width, as well as the thickness of the dielectric. The impedance of a trace pair is controlled by the distance between the two traces.

# C.4 Termination and Stub Length

The impedance of the terminator should match that of the cable. Terminators need to be placed at the far ends of the cable and as close to the receiver inputs as possible. Stub lengths of any device placed along the bus needs to be kept short to avoid impedance mismatches that result in reflections. The Ultra2 SCSI standard stipulates that stub lengths for LVD busses should not exceed 0.1 m. Additionally differences in stub lengths between REQ, ACK, DATA and PARITY signals shall not exceed 1.27 cm.

# C.5 Decoupling

Decoupling caps need to be as close to the chip  $V_{DD}$  pins as possible. The main power supply line should also be decoupled. SMT parts are preferred. The long lead lengths of axial leaded parts add inductance to the line.

## C.6 Dielectric

Another design criteria that should be considered is that the dielectric constant of the board material should be as low as possible. Teflon has a dielectric constant rating twice as low as FR-4, which is a common material used in PCBs and so has lower losses. The disadvantage of Teflon is that it is more expensive.

# C.7 Considerations Specific to the SYM53C895

This section discusses specific issues that relate to the SYM53C895 device.

#### C.7.1 RBIAS +/- Pins

The RBIAS +/– pins, 130 and 129, need to have a 2.2 K $\Omega$  resistor between them to provide the correct bias current to the LVD pads. Additionally + 3.3 V needs to be connected to RBIAS–, pin 129.

- SCSI lines should be short, with no Ts and all of them are about the same length.
- All PCI lines need to be less than 1.5 inches long.
- All GND and PWR traces need to be short, wide, and doubled.

Decoupling C-3

# C.7.2 Physical Dimensions

Refer to the mechanical drawing in the data manual for specific dimensions.

# C.7.3 Power Requirements

A 3.3 V regulator (LT1086) derives the V<sub>DD</sub> supply voltage.

# C.7.4 V<sub>DD-A</sub> Pin

The  $V_{DD-A}$  pin (pin 85 or H19) on the SYM53C895 SCSI I/O processor (SIOP) provides power to the phase locked loop (PLL) and is sensitive to noise. Board configurations that expose  $V_{DD-A}$  to noise above 90 mV at frequencies above 120 MHz are susceptible. External AC filtering is required to prevent high frequency noise from reaching the PLL. Neglecting to incorporate this filter may result in unpredictable SCSI bus behavior. This is particularly problematic during SCSI DATA OUT and DATA IN phases at Ultra2 speeds.

Analog power noise affects the ability of the SIOP to accurately clock REQ/ and ACK/ signals. As a result, the SIOP may double clock an incoming REQ/ signal or generate an extra ACK/ signal. This miscounting manifests itself as a data underrun or a data overrun. A ferrite bead is required to perform this filtering. The bead should be placed in series between  $V_{DD-A}$  and the 3.3 V power supply as follows:

The bead should provide between 50 W and 90 W impedance above 120 MHz and should be rated to handle currents up to 25 mA. No decoupling capacitor is needed in this configuration.

#### C.7.5 Terminators

Unitrode terminators (UCC5630) are recommended. They provide both LVD and single-ended termination, depending on what mode of operation is detected by the DIFFSENS pin. All GND's to the terminators should be short, wide and doubled. REG is tied to ground through five 1 uF caps.

# C.7.6 Capacitive Load

The total capacitance budget dictated by the SCSI Parallel Interconnect – 2 (SPI-2) standard is presently 25 pF. The SYM53C895 is about 13 pF. A high density (68 pin) connector is about 3 pF. That leaves a budget of about 10pF for traces. Calculations show that the trace lengths should be held to about 4 inches maximum under these conditions. Further calculations to determine allowable deltas in trace length between different signals show that +/– 1.46 inches is the maximum. This accommodates less than 200 ps of skew between signals.

#### C.7.7 SPI-2 Document

Refer to the SCSI Parallel Interconnect 2 (SPI-2) standard on Ultra2 SCSI for specific definitions of LVD technology as it pertains to SCSI. It also talks about requirements for Ultra2 SCSI data rates, VHDCI connectors, SCA-2 connectors, DIFFSENS and TERMPWR signals. The spec, which is up to revision 11, can be found on the LSI Logic Internet Anonymous FTP Site:

ftp.symbios.com (204.131.200.1) Directory: /pub/symchips/scsi

# Index

#### (DCM) 6-31 Symbols (DCMD) 5-58 (DCV) 6-32 (1B[7:0]) 5-35 (DDIR) 5-50, 5-57 (A[6:0]) 6-23 (DF[7:0]) 5-57 (A7) 6-23 (DFE) 5-38 (AAP) 5-19 (DFS) 5-56 (ABRT) 5-38, 5-46, 5-63 (DHP) 5-20 (ACK) 5-36, 5-37, 6-20 (DID[15:0]) 5-3 (ADB) 5-20 (DIF) 5-84 (ADCK) 5-56 (DIOM) 5-61 (ADDER) 5-66 (DIP) 5-49 (AESP) 5-21 (DM) 5-45 (AIP) 5-41 (DNAD) 5-59 (ARB1[1:0]) 5-17 (DPE) 5-5 (ART) 5-81 (DPR) 5-6 (ATN) 5-36, 5-37, 6-20 (DRD) 5-75 (AWS) 5-84 (DREQ) 5-51 (BARO[31:0]) 5-9 (DSA) 5-46, 6-37 (BARZ[31:0]) 5-9 (DSI) 5-86 (BBCK) 5-56 (DSP) 5-59 (BC) 6-38 (DSPS) 5-59 (BDIS) 5-54 (DT[10:9]) 5-6 (BF) 5-38, 5-63 (DWR) 5-74 (BL[1:0]) 5-60 (EBM) 5-4 (BL2) 5-57 (EIS) 5-5 (BO[7:0]) 5-53 (EMS) 5-4 (BO[9:8]) 5-57 (ENC) 5-28, 5-33 (BOF) 5-62 (ENDID[3:0]) 6-20 (BSBMC) 5-68 (ENID) 5-37 (BSRTCH) 5-51 (EPC) 5-19 (BSY) 5-36, 5-37 (EPER) 5-4 (C/D) 5-36, 5-37, 5-43 (ERBA[31:0]) 5-12 (CC) 6-20 (ERL) 5-61 (CC[23:0]) 5-7 (ERMP) 5-62 (CCF[2:0]) 5-27 (EWS) 5-26 (CD) 6-31 (EXC) 5-20 (CHM) 5-23 (ExT) 5-84 (CIO) 5-51 (FBL[2:0]) 5-55 (CLF) 5-52 (FE) 5-75 (CLS[7:0]) 5-7 (FF[3:0]) 5-42 (CLSE) 5-64 (FF4) 5-45 (CM) 5-51 (FFL[3:0]) 5-50 (CMP) 5-66, 5-70 (FLF) 5-52 (COM) 5-65 (FM) 5-52 (CON) 5-21, 5-48 (FMT[3:0]) 5-50 (CP) 6-31 (GEN) 5-69, 5-72 (CSF) 5-87 (GEN[3:0]) 5-79 (CT) 6-30 (GENSF) 5-77 (D8) 6-22 (GPIO[4:0]) 5-34 (DACK) 5-51 (GPIO\_EN) 5-75, 5-76 (DBC) 5-58 (HSC) 5-86

(HT[7:0]) 5-8	(S16) 5-86
(HTH) 5-69, 5-72	(SA) 6-21
(HTH[7:4]) 5-76	(SBDL) 5-89
(HTHBA) 5-77	(SBMC) 5-72
(HTHSF) 5-79	(SCE) 5-83
(I/O) 5-36, 5-37, 5-43	(SCF[2:0]) 5-26
(IA) 6-6	(SCLK) 5-82
(IARB) 5-21	(SCPTS) 5-75
(IF) 6-30	(SCRATCH A) 5-60
(IID) 5-39, 5-64	(SCRATCHB) 5-90
(IL[7:0]) 5-13	(SCRATCHC-SCRATCHJ) 5-90
(ILF) 5-40	(SCSIP[2:0]) 6-11, 6-28
(ImmD) 6-23	(SDP0/) 5-41
(INTF) 5-48	(SDP0L) 5-43
(IP[7:0]) 5-13	(SDP1) 5-45
(IRQD) 5-65	(SDU) 5-23
(IRQM) 5-65	(SE) 5-4
(IT[1:0]) 6-6, 6-13, 6-22, 6-26	(SEL) 5-36, 5-37, 5-66, 5-70
(IT[2:0]) 6-34, 6-37	(Sel) 6-20
(JMP) 6-30	(SEL[3:0]) 5-77
(LDSC) 5-45	(SEM) 5-47
(LF1) 5-44	(SGE) 5-67, 5-70
(LOA) 5-41	(SID[15:0]) 5-11
(LOCK) 5-89	(SIDL) 5-88
(LOW) 5-85	(SIGP) 5-47, 5-50
(LS) 6-37	(SIOM) 5-61
(LT[7:0]) 5-8	(SIP) 5-48
(M/A) 5-66, 5-70	(SIR) 5-39, 5-63
(MAN) 5-62	(SISO) 5-82
(MASR) 5-57	(SLB) 5-84
(MDPE) 5-38, 5-63	(SLPAR) 5-73
(ME) 5-75	(SLPHBEN) 5-24
(MG[7:0]) 5-14	(SLPMD) 5-24
(ML[7:0]) 5-14	(SLT) 5-81
(MO[4:0]) 5-31	(SMODE) 5-88
(MPEE) 5-55	(SODL) 5-89
(MSG) 5-36, 5-37, 5-43	(SOM) 5-81
(NF) 6-34, 6-37	(SOZ) 5-81
(OLF) 5-40	(SPL1) 5-45
(OLF1) 5-44	(SRE) 5-28
(OPC [2:0]) 6-26	(SRST) 5-47
(OPC) 6-8	(SRTM) 5-55
(OPC[2:0]) 6-13, 6-22	(SSAID[3:0]) 5-80
(Oper[2:0]) 6-22	(SSE) 5-5
(ORF) 5-40	(SSI) 5-39, 5-63
(ORF1) 5-44 (DAD) 5-68-5-71	(SSM) 5-64
(PAR) 5-68, 5-71 (PFEN) 5-64	(SST) 5-22 (START) 5-18
(PFF) 5-64	(START) 5-18 (STD) 5-65
(PSCPT) 5-75	(STD) 5-68, 5-72
(QEN) 5-82	(STR) 5-86
(QSEL) 5-82	(STW) 5-87
(RA) 6-17, 6-29	(SVID[15:0]) 5-10
(RA[6:0]) 6-37	(SWIDE) 5-74
(RAMBA[31:0]) 5-10	(SZM) 5-84
(REQ) 5-36, 5-37	(TC[23:0]) 6-12, 6-34
(RESPIDO) 5-80	(TE) 5-85
(RESPID1) 5-80	(TEMP) 5-53
(RID[7:0]) 5-6	(TEOP) 5-51
(RMA) 5-5	(TI) 6-18
(ROF) 5-84	(TIA) 6-7
(RRE) 5-28	(TM) 6-20
(RSL) 5-67, 5-70	(TP[2:0]) 5-29
(RST) 5-21, 5-67, 5-71	(TRG) 5-19
(RST/) 5-41	(TTM) 5-87
(RTA) 5-5	(TYP[7:4]) 5-74

IX-2 Index

(UDC) 5-67, 5-71	Block Move Instructions 6-6
(ULTRA) 5-25	Burst Disable bit 5-54
(V[3:0]) 5-52	Burst Length bits 5-57, 5-60
(VAL) 5-36 (VID(45:0) 5-3	Burst Op Code Fetch Enable bit 5-62
(VID[15:0] 5-3	Burst Op Code Fetch Timings 7-28
(VUE0) 5-24	Burst Read Timings 7-34
(VUE1) 5-24	Burst Write Timings 7-36
(WATN) 5-18	byte count bits 6-38
(WIE) 5-4	Byte Empty in DMA FIFO bit 5-50
(WOA) 5-41	Byte Full in DMA FIFO bit 5-50
(WRIE) 5-53	Byte Offset Counter bits 5-53, 5-57
(WSR) 5-25	
(WSS) 5-24	C
(WVP) 6-31	
(ZMOD) 5-54	cache line size CLS[7:0] 5-7
(ZSD) 5-55	Cache Line Size Enable bit 5-64
	cache mode, see PCI cache mode 3-4
Numerics	call instruction 6-27
Humenes	
16 Khutaa Interface with 200 no Mamoru D 1	Capacitive Load C-5
16 Kbytes Interface with 200 ns Memory B-1	carry test bit 6-30
16-Bit System bit 5-86	chained block moves 2-39 to 2-42
208-pin QFP 7-63, 7-66	SODL register 2-41
256 Kbytes Interface with 150 ns Memory B-3	SWIDE register 2-40
32-bit addressing 6-7	wide SCSI receive bit 2-40
512 Kbytes Interface with 150 ns Memory B-4	wide SCSI send bit 2-40
64 Kbytes Interface with 200 ns Memory B-2	Chained Mode bit 5-23
	Chip Revision Level bits 5-52
A	Chip Test Five register 5-56
	Chip Test Four register 5-54
Abort Operation bit 5-46	Chip Test One register 5-50
Aborted bit 5-38, 5-63	Chip Test Six register 5-57
	Chip Test Three register 5-52
Absolute Maximum Stress Ratings 7-1	Chip Test Two register 5-50
active negation	Chip Test Zero register 5-49
see TolerANT Technology	Chip Type bits 5-74
active termination 2-24	class code register 5-7
ADDER register 5-66	Clear DMA FIFO bit 5-52
Adder Sum Output register 5-66	clear instruction 6-15, 6-17
address and data pins 4-7	
Always Wide SCSI bit 5-84	Clear SCSI FIFO bit 5-87
arbitration	Clock Address Incrementor bit 5-56
Immediate Arbitration bit 5-21	Clock Byte Counter bit 5-56
Arbitration in Progress bit 5-41	Clock Conversion Factor bits 5-27
arbitration pins 4-9	clock quadrupler. See SCSI clock quadrupler
Arbitration Priority Encoder Test bit 5-81	Clock Timing 7-11
Assert Even SCSI Parity bit 5-21	command register 5-3
Assert SATN/ on Parity Error bit 5-19	compare data bit 6-31
Assert SCSI ACK/ Signal bit 5-36	compare phase bit 6-31
Assert SCSI ATN/ Signal bit 5-36	Configuration Register Read Timings 7-16
Assert SCSI BSY/ Signal bit 5-36	Configuration Register Write Timings 7-17
Assert SCSI C_D/ Signal bit 5-36	configuration registers 3-10
Assert SCSI Data Bus bit 5-20	Configured as I/O bit 5-51
Assert SCSI I_O Signal bit 5-36	Configured as Memory bit 5-51
Assert SCSI MSG/ Signal bit 5-36	Connected bit 5-21, 5-48
Assert SCSI REQ/ Signal bit 5-36	crosstalk problems C-2
Assert SCSI RST/ Signal bit 5-21	CTEST0 register 5-49
Assert SCSI SEL/ Signal bit 5-36	CTEST1 register 5-50
asynchronous SCSI send 2-3	CTEST2 register 5-50
==y=============================	CTEST3 register 5-52
В	CTEST4 register 5-54
ט	CTEST5 register 5-56
D       D     D	CTEST6 register 5-57
Back to Back Read Timings 7-30	<del>-</del>
Back to Back Write Timings 7-32	
base address one - memory (BARO[31:0]) 5-9	
base address register zero - I/O (BARZ[31:0]) 5-9	
big and little endian support 2-20	

Index IX-3

D	Enable Response to Reselection bit 5-28
	Enable Response to Selection bit 5-28
Data Acknowledge Status bit 5-51	Enable Wide SCSI bit 5-26
data compare mask 6-31	Encoded SCSI Destination ID bits 5-33, 5-37, 6-20
data compare value 6-32	error reporting pins 4-9
data parity error reported (DPR) 5-6	expansion ROM base address (ERBA[31:0]) 5-12
data path 2-3	Extend SREQ/SACK Filtering bit 5-84 external memory interface 2-11, 2-12
Data Read bit 5-75	configuration 2-12
Data Request Status bit 5-51	GPIO4 bit 5-34
Data Structure Address register 5-46	memory sizes supported 2-12
Data Transfer Direction bit 5-50 Data Write bit 5-74	multiple byte accesses 7-14
DBC register 5-58	parallel ROM interface 2-11
DCMD register 5-58	pin description 4-18
DCNTL register 5-64	slow memory 2-13
Decoupling caps C-3	system requirements 2-11
designing an Ultra2 SCSI system 2-10	External Memory Read Timings 7-20
destination address bits 6-23	External Memory Write Timings 7-23
Destination I/O-Memory Enable bit 5-61	Extra Clock Cycle of Data Setup bit 5-20
detected parity error (from slave) (DPE) 5-5	_
device ID (DID[15:0]) 5-3	F
DEVSEL/ timing (DT[10:9]) 5-6	
DFIFO register 5-53	Fetch Enable 5-75
dielectric constant C-3	Fetch Pin Mode bit 5-52
DIEN register 5-63	FIFO Byte Control bits 5-55
DIFFSENS Mismatch bit 5-45	FIFO Flags bit 4 5-45
DIFFSENS pin 4-13	FIFO Flags bits 5-42
DIFFSENS signal 4-11	first dword 6-6, 6-13, 6-22, 6-26, 6-34, 6-37
direct addressing 6-19	Flush DMA FIFO bit 5-52
Disable Halt on Parity Error or ATN 5-20 Disable Single Initiator Response bit 5-86	Frequency Lock 5-89 Function Complete bit 5-66-5-70
disconnect instruction 6-14	Function Complete bit 5-66, 5-70
DMA Byte Counter register 5-58	G
DMA Command register 5-58	G
DMA Control register 5-64	general description 1.1
DMA core 2-2	general description 1-1 General Purpose Pin Control register 5-75
DMA Direction bit 5-57	General Purpose register 5-34
DMA FIFO 2-3	General Purpose Timer Expired bit 5-69, 5-72
DMA FIFO bits 5-57	General Purpose Timer Period bits 5-79
DMA FIFO Empty bit 5-38	General Purpose Timer Scale Factor bit 5-77
DMA FIFO register 5-53	GPCNTL register 5-75
DMA FIFO Size bit 5-56	GPIO Enable 5-75, 5-76
DMA Interrupt Enable register 5-63	GPREG register 5-34
DMA Interrupt Pending bit 5-49	· ·
DMA Mode register 5-60	Н
DMA Next Address register 5-59	••
DMA SCRIPTS Pointer register 5-59	Halt SCSI Clock bit 5-86
DMA SCRIPTS Pointer Save register 5-59	Handshake to Handshake Timer Bus Activity Enable bit 5-77
DMA Status register 5-38	Handshake to Handshake Timer Expired bit 5-69, 5-72
DMODE register 5-60	Handshake to Handshake Timer Period bit 5-76
DNAD register 5-59	header type (HT[7:0]) 5-8
DSA register 5-46 DSA relative 6-37	High Impedance Mode bit 5-54
DSP register 5-59	high voltage differential mode 5-45
DSPS register 5-59, 6-35	autoswitching with LVD and single-ended mode 2-16
DSTAT register 5-38	description 2-16
2017 Togistor 6 00	Fast SCSI timings 7-55
E	SCSI-1 timings 7-54
<b>-</b>	High Voltage Differential Transfers 20.0 Mbytes/s (8-Bit
enable bus mastering (EBM) 5-4	Transfers) or 40.0 Mbytes/s (16-Bit Transfers)
enable I/O space (EIS) 5-5	80 MHz Clock 7-58
enable memory space (EMS) 5-4	high voltage diffferential mode SCSI pin description 4-14
Enable Parity Checking bit 5-19	SOSI PIII description 4-14
enable parity error response (EPER) 5-4	
Enable Read Line bit 5-61	
Enable Read Multiple bit 5-62	

IX-4 Index

1	M
I/O instructions 6-13	MACNTL register 5-74
Illegal Instruction Detected bit 5-39, 5-64	Manual Start Mode bit 5-62
immediate data bits 6-23	Master Control for Set or Reset Pulses bit 5-57
impedance of the terminator C-2	Master Data Parity Error bit 5-38, 5-63
indirect addressing bit 6-6	Master Enable bit 5-75
Initiator Asynchronous Receive timing 7-52	Master Parity Error Enable bit 5-55
Initiator Asynchronous Send timing 7-51	Max SCSI Synchronous Offset bits 5-31
initiator mode 6-16	Max_Lat (ML[7:0]) 5-14
instruction prefetching 2-8	Mechanical Drawing 7-66
Prefetch Enable bit 5-64	Memory Access Control register 5-74
Prefetch Flush bit 5-64	memory I/O address/DSA offset bits 6-38
prefetch unit flushing 2-9	Memory Move instructions 6-33
instruction type bits 6-37	and SCRIPTS instruction prefetching 2-9
instruction type-block move 6-6	No Flush option 2-9
instruction type-I/O instruction bits 6-13	Memory Read Line command 3-8
instruction type-memory move bits 6-34	Memory Read Multiple command 3-9
instruction type-read/write instruction 6-22	Memory Write and Invalidate command 3-6
instruction type-transfer control instruction bits 6-26	Min_Gnt (MG[7:0]) 5-14
interface control pins 4-8	move to/from SFBR cycles 6-24
internal RAM, see SCRIPTS RAM	
interrupt instruction 6-28	N
interrupt line 5-13	
Interrupt on the Fly bit 5-48, 6-30	new features 1-2
Interrupt on the Fly instruction 6-28	no flush bit 6-34
interrupt pin (IP[7:0]) 5-13	no flush store instruction only bit 6-37
Interrupt Status register 5-46	Normal/Fast Memory (≥128 Kbytes), Multiple Byte Access
interrupts 2-32	Read Cycle 7-42
fatal vs. nonfatal interrupts 2-34 halting 2-37	Write Cycle 7-44
IRQ disable bit 2-34	
masking 2-35	0
sample service routine 2-38	
stacked interrupts 2-36	op code bits 6-8, 6-13, 6-22, 6-26
interrupts output timings 7-14	op code fetch bursting 2-9
IRQ Disable bit 5-65	Op Code Fetch, Nonburst Timings 7-26
IRQ Mode bit 5-65	Operating Conditions 7-2
ISTAT register 5-46	Operating Register/SCRIPTS RAM Read Timing 7-18
-	Operating Register/SCRIPTS RAM Write Timings 7-19 operating registers
J	Adder Sum Output 5-66
	Chip Test Five 5-56
jump address bits 6-32	Chip Test Four 5-54
jump call a relative address 6-29	Chip Test One 5-50
jump call an absolute address 6-29	Chip Test Six 5-57
jump if true/false bit 6-30	Chip Test Three 5-52
jump instruction 6-27	Chip Test Two 5-50
	Chip Test Zero 5-49
L	Data Structure Address 5-46
	DMA Byte Counter 5-58
Last Disconnect bit 5-45	DMA Command 5-58
Latched SCSI Parity bit 5-43	DMA Control 5-64
Latched SCSI Parity for SD[15:8] bit 5-45	DMA FIFO 5-53
latency timer (LT[7:0]) 5-8	DMA Interrupt Enable 5-63
load/store bit 6-37	DMA Mode 5-60
Lost Arbitration bit 5-41	DMA Next Address 5-59
low voltage differential. See LVD Link	DMA SCRIPTS Pointer 5-59
LVD Link	DMA SCRIPTS Pointer Save 5-59
benefits 1-3	DMA Status 5-38
DC characteristics 7-2	general information 5-1
DIFFSENS pin 4-11	General Purpose 5-34
operation 2-16	General Purpose Pin Control 5-75
SCSI Bus Mode Change bit 5-68, 5-72	Interrupt Status 5-46 Memory Access Control 5-74
SCSI Mode bit 5-88 SCSI pin descriptions 4-10	Response ID One 5-80
Ocor pin accompliance 4-10	Mosponse ID One 3-00

Index IX-5

Response ID Zero 5-80	Subsystem ID 5-11
Scratch Byte 5-64	Subsystem Vendor ID 5-10
Scratch Register A 5-60	Vendor ID 5-3
Scratch Register B 5-90	PCI configuration space 3-1
Scratch Registers C-J 5-90	PCI I/O space 3-2
SCSI Bus Data Lines 5-89	PCI memory space 3-2
SCSI Chip ID 5-28	Phase Mismatch bit 5-70
SCSI Control One register 5-20	Pin Diagram 7-63
SCSI Control Three 5-25	pins
SCSI Control Two register 5-23	additional pins 4-16
SCSI Control Zero 5-17	address and data pins 4-7
SCSI Destination ID 5-33	arbitration pins 4-9
SCSI First Byte Received 5-35	error reporting pins 4-9
SCSI Input Data Latch 5-88	external memory interface 4-18
SCSI Interrupt Enable One 5-68	interface control pins 4-8
SCSI Interrupt Enable Zero 5-66	power and ground 4-5
SCSI Interrupt Status One 5-72	SCSI pins
SCSI Interrupt Status Zero 5-69	high voltage differential mode 4-14
SCSI Longitudinal Parity 5-73	LVD Link 4-10
SCSI Output Control Latch 5-36	single-ended mode 4-12
SCSI Output Data Latch 5-89	system pins 4-7
SCSI Selector ID 5-36	Pointer SCRIPTS bit 5-75
SCSI Status One 5-42	Prefetch Enable bit 5-64
SCSI Status Two 5-44	Prefetch Flush bit 2-9, 5-64
SCSI Status Zero 5-40	pull-ups, internal 4-4
SCSI Test Four 5-88	F F - F - F - F - F - F - F - F
SCSI Test One 5-82	Q
SCSI Test Three 5-85	Q
SCSI Test Two 5-83	
	quadrupling the SCSI clock frequency 5-83
SCSI Test Zero 5-80	
SCSI Timer One 5-77	R
SCSI Timer Zero 5-76	
SCSI Transfer 5-29	RAM base address (RAMBA[31:0]) 5-10
SCSI Wide Residue 5-74	RAM base address (RAMBA[31:0]) 5-10 RAM, see SCRIPTS RAM
SCSI Wide Residue 5-74 Temporary Stack 5-53	RAM, see SCRIPTS RAM
SCSI Wide Residue 5-74	RAM, see SCRIPTS RAM RBIAS +/- pins C-3
SCSI Wide Residue 5-74 Temporary Stack 5-53	RAM, see SCRIPTS RAM RBIAS +/- pins C-3 Read Cycle Timings, ≤ 64 Kbytes ROM 7-49
SCSI Wide Residue 5-74 Temporary Stack 5-53	RAM, see SCRIPTS RAM RBIAS +/- pins C-3 Read Cycle Timings, ≤ 64 Kbytes ROM 7-49 Read Cycle TImings, Normal/Fast Memory (≥ 128 Kbytes),
SCSI Wide Residue 5-74 Temporary Stack 5-53 operator bits 6-22	RAM, see SCRIPTS RAM RBIAS +/- pins C-3 Read Cycle Timings, ≤ 64 Kbytes ROM 7-49 Read Cycle Timings, Normal/Fast Memory (≥ 128 Kbytes), Single Byte Access 7-38
SCSI Wide Residue 5-74 Temporary Stack 5-53 operator bits 6-22	RAM, see SCRIPTS RAM RBIAS +/- pins C-3 Read Cycle Timings, ≤ 64 Kbytes ROM 7-49 Read Cycle TImings, Normal/Fast Memory (≥ 128 Kbytes), Single Byte Access 7-38 Read Cycle Timings, Slow Memory (≥ 128 Kbytes) 7-46
SCSI Wide Residue 5-74 Temporary Stack 5-53 operator bits 6-22  P Parity 2-22 to 2-24	RAM, see SCRIPTS RAM RBIAS +/- pins C-3 Read Cycle Timings, ≤ 64 Kbytes ROM 7-49 Read Cycle TImings, Normal/Fast Memory (≥ 128 Kbytes), Single Byte Access 7-38 Read Cycle Timings, Slow Memory (≥ 128 Kbytes) 7-46 read/write instructions 6-22, 6-24
SCSI Wide Residue 5-74 Temporary Stack 5-53 operator bits 6-22  P Parity 2-22 to 2-24 Parity Error bit 5-71	RAM, see SCRIPTS RAM RBIAS +/- pins C-3 Read Cycle Timings, ≤ 64 Kbytes ROM 7-49 Read Cycle TImings, Normal/Fast Memory (≥ 128 Kbytes), Single Byte Access 7-38 Read Cycle Timings, Slow Memory (≥ 128 Kbytes) 7-46 read/write instructions 6-22, 6-24 read/write system memory from a SCRIPT 6-34
SCSI Wide Residue 5-74 Temporary Stack 5-53 operator bits 6-22  P Parity 2-22 to 2-24 Parity Error bit 5-71 PCI cache mode 3-4	RAM, see SCRIPTS RAM RBIAS +/- pins C-3 Read Cycle Timings, ≤ 64 Kbytes ROM 7-49 Read Cycle TImings, Normal/Fast Memory (≥ 128 Kbytes), Single Byte Access 7-38 Read Cycle Timings, Slow Memory (≥ 128 Kbytes) 7-46 read/write instructions 6-22, 6-24 read/write system memory from a SCRIPT 6-34 read-modify-write cycles 6-23
SCSI Wide Residue 5-74 Temporary Stack 5-53 operator bits 6-22  P Parity 2-22 to 2-24 Parity Error bit 5-71 PCI cache mode 3-4 Cache Line Size Enable bit 5-64	RAM, see SCRIPTS RAM RBIAS +/- pins C-3 Read Cycle Timings, ≤ 64 Kbytes ROM 7-49 Read Cycle Timings, Normal/Fast Memory (≥ 128 Kbytes), Single Byte Access 7-38 Read Cycle Timings, Slow Memory (≥ 128 Kbytes) 7-46 read/write instructions 6-22, 6-24 read/write system memory from a SCRIPT 6-34 read-modify-write cycles 6-23 received master abort (from master) (RMA) 5-5
SCSI Wide Residue 5-74 Temporary Stack 5-53 operator bits 6-22  P Parity 2-22 to 2-24 Parity Error bit 5-71 PCI cache mode 3-4 Cache Line Size Enable bit 5-64 Enable Read Multiple bit 5-62	RAM, see SCRIPTS RAM RBIAS +/- pins C-3 Read Cycle Timings, ≤ 64 Kbytes ROM 7-49 Read Cycle Timings, Normal/Fast Memory (≥ 128 Kbytes), Single Byte Access 7-38 Read Cycle Timings, Slow Memory (≥ 128 Kbytes) 7-46 read/write instructions 6-22, 6-24 read/write system memory from a SCRIPT 6-34 read-modify-write cycles 6-23 received master abort (from master) (RMA) 5-5 received target abort (from master) (RTA) 5-5
SCSI Wide Residue 5-74 Temporary Stack 5-53 operator bits 6-22  P Parity 2-22 to 2-24 Parity Error bit 5-71 PCI cache mode 3-4 Cache Line Size Enable bit 5-64 Enable Read Multiple bit 5-62 Memory Read Line command 3-8	RAM, see SCRIPTS RAM RBIAS +/- pins C-3 Read Cycle Timings, ≤ 64 Kbytes ROM 7-49 Read Cycle Timings, Normal/Fast Memory (≥ 128 Kbytes), Single Byte Access 7-38 Read Cycle Timings, Slow Memory (≥ 128 Kbytes) 7-46 read/write instructions 6-22, 6-24 read/write system memory from a SCRIPT 6-34 read-modify-write cycles 6-23 received master abort (from master) (RMA) 5-5
SCSI Wide Residue 5-74 Temporary Stack 5-53 operator bits 6-22  P Parity 2-22 to 2-24 Parity Error bit 5-71 PCI cache mode 3-4 Cache Line Size Enable bit 5-64 Enable Read Multiple bit 5-62 Memory Read Line command 3-8 Memory Read Multiple command 3-9	RAM, see SCRIPTS RAM RBIAS +/- pins C-3 Read Cycle Timings, ≤ 64 Kbytes ROM 7-49 Read Cycle Timings, Normal/Fast Memory (≥ 128 Kbytes), Single Byte Access 7-38 Read Cycle Timings, Slow Memory (≥ 128 Kbytes) 7-46 read/write instructions 6-22, 6-24 read/write system memory from a SCRIPT 6-34 read-modify-write cycles 6-23 received master abort (from master) (RMA) 5-5 received target abort (from master) (RTA) 5-5
SCSI Wide Residue 5-74 Temporary Stack 5-53 operator bits 6-22  P Parity 2-22 to 2-24 Parity Error bit 5-71 PCI cache mode 3-4 Cache Line Size Enable bit 5-64 Enable Read Multiple bit 5-62 Memory Read Line command 3-8 Memory Read Multiple command 3-9 Memory Write and Invalidate command 3-6	RAM, see SCRIPTS RAM RBIAS +/- pins C-3 Read Cycle Timings, ≤ 64 Kbytes ROM 7-49 Read Cycle TImings, Normal/Fast Memory (≥ 128 Kbytes), Single Byte Access 7-38 Read Cycle Timings, Slow Memory (≥ 128 Kbytes) 7-46 read/write instructions 6-22, 6-24 read/write system memory from a SCRIPT 6-34 read-modify-write cycles 6-23 received master abort (from master) (RMA) 5-5 received target abort (from master) (RTA) 5-5 register address - A[6:0] 6-23
SCSI Wide Residue 5-74 Temporary Stack 5-53 operator bits 6-22  P Parity 2-22 to 2-24 Parity Error bit 5-71 PCI cache mode 3-4 Cache Line Size Enable bit 5-64 Enable Read Multiple bit 5-62 Memory Read Line command 3-8 Memory Read Multiple command 3-9 Memory Write and Invalidate command 3-6 Write and Invalidate Enable bit 5-53	RAM, see SCRIPTS RAM RBIAS +/- pins C-3 Read Cycle Timings, ≤ 64 Kbytes ROM 7-49 Read Cycle TImings, Normal/Fast Memory (≥ 128 Kbytes), Single Byte Access 7-38 Read Cycle Timings, Slow Memory (≥ 128 Kbytes) 7-46 read/write instructions 6-22, 6-24 read/write system memory from a SCRIPT 6-34 read-modify-write cycles 6-23 received master abort (from master) (RMA) 5-5 register address - A[6:0] 6-23 register address bits 6-37
SCSI Wide Residue 5-74 Temporary Stack 5-53 operator bits 6-22  P Parity 2-22 to 2-24 Parity Error bit 5-71 PCI cache mode 3-4 Cache Line Size Enable bit 5-64 Enable Read Multiple bit 5-62 Memory Read Multiple command 3-8 Memory Read Multiple command 3-9 Memory Write and Invalidate command 3-6 Write and Invalidate Enable bit 5-53 PCI commands 3-2	RAM, see SCRIPTS RAM RBIAS +/- pins C-3 Read Cycle Timings, ≤ 64 Kbytes ROM 7-49 Read Cycle Timings, Normal/Fast Memory (≥ 128 Kbytes), Single Byte Access 7-38 Read Cycle Timings, Slow Memory (≥ 128 Kbytes) 7-46 read/write instructions 6-22, 6-24 read/write system memory from a SCRIPT 6-34 read-modify-write cycles 6-23 received master abort (from master) (RMA) 5-5 received target abort (from master) (RTA) 5-5 register address - A[6:0] 6-23 register address bits 6-37 register bits SCSI MSG/ Signal 5-43 register map A-1
SCSI Wide Residue 5-74 Temporary Stack 5-53 operator bits 6-22  P Parity 2-22 to 2-24 Parity Error bit 5-71 PCI cache mode 3-4 Cache Line Size Enable bit 5-64 Enable Read Multiple bit 5-62 Memory Read Line command 3-8 Memory Read Multiple command 3-9 Memory Write and Invalidate command 3-6 Write and Invalidate Enable bit 5-53	RAM, see SCRIPTS RAM RBIAS +/- pins C-3 Read Cycle Timings, ≤ 64 Kbytes ROM 7-49 Read Cycle Timings, Normal/Fast Memory (≥ 128 Kbytes), Single Byte Access 7-38 Read Cycle Timings, Slow Memory (≥ 128 Kbytes) 7-46 read/write instructions 6-22, 6-24 read/write system memory from a SCRIPT 6-34 read-modify-write cycles 6-23 received master abort (from master) (RMA) 5-5 received target abort (from master) (RTA) 5-5 register address - A[6:0] 6-23 register address bits 6-37 register bits SCSI MSG/ Signal 5-43 register map A-1 PCI registers A-1
SCSI Wide Residue 5-74 Temporary Stack 5-53 operator bits 6-22  P Parity 2-22 to 2-24 Parity Error bit 5-71 PCI cache mode 3-4 Cache Line Size Enable bit 5-64 Enable Read Multiple bit 5-62 Memory Read Multiple command 3-8 Memory Read Multiple command 3-9 Memory Write and Invalidate command 3-6 Write and Invalidate Enable bit 5-53 PCI commands 3-2	RAM, see SCRIPTS RAM RBIAS +/- pins C-3 Read Cycle Timings, ≤ 64 Kbytes ROM 7-49 Read Cycle Timings, Normal/Fast Memory (≥ 128 Kbytes), Single Byte Access 7-38 Read Cycle Timings, Slow Memory (≥ 128 Kbytes) 7-46 read/write instructions 6-22, 6-24 read/write system memory from a SCRIPT 6-34 read-modify-write cycles 6-23 received master abort (from master) (RMA) 5-5 received target abort (from master) (RTA) 5-5 register address bits 6-37 register address bits 6-37 register bits SCSI MSG/ Signal 5-43 register map A-1 PCI registers A-1 SCSI registers A-2
SCSI Wide Residue 5-74 Temporary Stack 5-53 operator bits 6-22  P Parity 2-22 to 2-24 Parity Error bit 5-71 PCI cache mode 3-4 Cache Line Size Enable bit 5-64 Enable Read Multiple bit 5-62 Memory Read Line command 3-8 Memory Write and Invalidate command 3-6 Write and Invalidate Enable bit 5-53 PCI commands 3-2 PCI configuration registers	RAM, see SCRIPTS RAM RBIAS +/- pins C-3 Read Cycle Timings, ≤ 64 Kbytes ROM 7-49 Read Cycle Timings, Normal/Fast Memory (≥ 128 Kbytes), Single Byte Access 7-38 Read Cycle Timings, Slow Memory (≥ 128 Kbytes) 7-46 read/write instructions 6-22, 6-24 read/write system memory from a SCRIPT 6-34 read-modify-write cycles 6-23 received master abort (from master) (RMA) 5-5 received target abort (from master) (RTA) 5-5 register address - A[6:0] 6-23 register address bits 6-37 register bits SCSI MSG/ Signal 5-43 register map A-1 PCI registers A-2 relative addressing 6-19
SCSI Wide Residue 5-74 Temporary Stack 5-53 operator bits 6-22  P Parity 2-22 to 2-24 Parity Error bit 5-71 PCI cache mode 3-4 Cache Line Size Enable bit 5-64 Enable Read Multiple bit 5-62 Memory Read Line command 3-8 Memory Read Multiple command 3-9 Memory Write and Invalidate command 3-6 Write and Invalidate Enable bit 5-53 PCI commands 3-2 PCI configuration registers Base Address One 5-9	RAM, see SCRIPTS RAM RBIAS +/- pins C-3 Read Cycle Timings, ≤ 64 Kbytes ROM 7-49 Read Cycle Timings, Normal/Fast Memory (≥ 128 Kbytes), Single Byte Access 7-38 Read Cycle Timings, Slow Memory (≥ 128 Kbytes) 7-46 read/write instructions 6-22, 6-24 read/write system memory from a SCRIPT 6-34 read-modify-write cycles 6-23 received master abort (from master) (RMA) 5-5 received target abort (from master) (RTA) 5-5 register address - A[6:0] 6-23 register address bits 6-37 register bits SCSI MSG/ Signal 5-43 register map A-1 PCI registers A-1 SCSI registers A-2 relative addressing 6-19 relative addressing mode bit 6-17, 6-29
SCSI Wide Residue 5-74 Temporary Stack 5-53 operator bits 6-22  P Parity 2-22 to 2-24 Parity Error bit 5-71 PCI cache mode 3-4 Cache Line Size Enable bit 5-64 Enable Read Multiple bit 5-62 Memory Read Line command 3-8 Memory Read Multiple command 3-9 Memory Write and Invalidate command 3-6 Write and Invalidate Enable bit 5-53 PCI commands 3-2 PCI configuration registers Base Address One 5-9 Base Address Zero 5-9	RAM, see SCRIPTS RAM RBIAS +/- pins C-3 Read Cycle Timings, ≤ 64 Kbytes ROM 7-49 Read Cycle Timings, Normal/Fast Memory (≥ 128 Kbytes), Single Byte Access 7-38 Read Cycle Timings, Slow Memory (≥ 128 Kbytes) 7-46 read/write instructions 6-22, 6-24 read/write system memory from a SCRIPT 6-34 read-modify-write cycles 6-23 received master abort (from master) (RMA) 5-5 received target abort (from master) (RTA) 5-5 register address - A[6:0] 6-23 register address bits 6-37 register bits SCSI MSG/ Signal 5-43 register map A-1 PCI registers A-2 relative addressing 6-19 relative addressing mode bit 6-17, 6-29 reselect instruction 6-14
SCSI Wide Residue 5-74 Temporary Stack 5-53 operator bits 6-22  P Parity 2-22 to 2-24 Parity Error bit 5-71 PCI cache mode 3-4 Cache Line Size Enable bit 5-64 Enable Read Multiple bit 5-62 Memory Read Multiple command 3-8 Memory Read Multiple command 3-9 Memory Write and Invalidate command 3-6 Write and Invalidate Enable bit 5-53 PCI commands 3-2 PCI configuration registers Base Address One 5-9 Base Address Zero 5-9 Cache Line Size 5-7 Class Code 5-7	RAM, see SCRIPTS RAM RBIAS +/- pins C-3 Read Cycle Timings, ≤ 64 Kbytes ROM 7-49 Read Cycle Timings, Normal/Fast Memory (≥ 128 Kbytes), Single Byte Access 7-38 Read Cycle Timings, Slow Memory (≥ 128 Kbytes) 7-46 read/write instructions 6-22, 6-24 read/write system memory from a SCRIPT 6-34 read-modify-write cycles 6-23 received master abort (from master) (RMA) 5-5 received target abort (from master) (RTA) 5-5 register address - A[6:0] 6-23 register address bits 6-37 register bits SCSI MSG/ Signal 5-43 register map A-1 PCI registers A-2 relative addressing 6-19 relative addressing mode bit 6-17, 6-29 reselect instruction 6-14 Reselected bit 5-67, 5-70
SCSI Wide Residue 5-74 Temporary Stack 5-53 operator bits 6-22  P Parity 2-22 to 2-24 Parity Error bit 5-71 PCI cache mode 3-4 Cache Line Size Enable bit 5-64 Enable Read Multiple bit 5-62 Memory Read Multiple command 3-8 Memory Read Multiple command 3-9 Memory Write and Invalidate command 3-6 Write and Invalidate Enable bit 5-53 PCI commands 3-2 PCI configuration registers Base Address One 5-9 Base Address Zero 5-9 Cache Line Size 5-7 Class Code 5-7 Command 5-3	RAM, see SCRIPTS RAM RBIAS +/- pins C-3 Read Cycle Timings, ≤ 64 Kbytes ROM 7-49 Read Cycle Timings, Normal/Fast Memory (≥ 128 Kbytes), Single Byte Access 7-38 Read Cycle Timings, Slow Memory (≥ 128 Kbytes) 7-46 read/write instructions 6-22, 6-24 read/write system memory from a SCRIPT 6-34 read-modify-write cycles 6-23 received master abort (from master) (RMA) 5-5 received target abort (from master) (RTA) 5-5 register address - A[6:0] 6-23 register address bits 6-37 register bits SCSI MSG/ Signal 5-43 register map A-1 PCI registers A-1 SCSI registers A-2 relative addressing 6-19 relative addressing mode bit 6-17, 6-29 reselect instruction 6-14 Reselected bit 5-67, 5-70 Reset Input timing 7-13
SCSI Wide Residue 5-74 Temporary Stack 5-53 operator bits 6-22  P Parity 2-22 to 2-24 Parity Error bit 5-71 PCI cache mode 3-4 Cache Line Size Enable bit 5-64 Enable Read Multiple bit 5-62 Memory Read Line command 3-8 Memory Read Multiple command 3-9 Memory Write and Invalidate command 3-6 Write and Invalidate Enable bit 5-53 PCI commands 3-2 PCI comfiguration registers Base Address One 5-9 Base Address Zero 5-9 Cache Line Size 5-7 Class Code 5-7 Command 5-3 Device ID 5-3	RAM, see SCRIPTS RAM RBIAS +/- pins C-3 Read Cycle Timings, ≤ 64 Kbytes ROM 7-49 Read Cycle Timings, Normal/Fast Memory (≥ 128 Kbytes), Single Byte Access 7-38 Read Cycle Timings, Slow Memory (≥ 128 Kbytes) 7-46 read/write instructions 6-22, 6-24 read/write system memory from a SCRIPT 6-34 read-modify-write cycles 6-23 received master abort (from master) (RMA) 5-5 received target abort (from master) (RTA) 5-5 register address - A[6:0] 6-23 register address bits 6-37 register address bits 6-37 register bits SCSI MSG/ Signal 5-43 register map A-1 PCI registers A-1 SCSI registers A-2 relative addressing 6-19 relative addressing mode bit 6-17, 6-29 reselect instruction 6-14 Reselected bit 5-67, 5-70 Reset Input timing 7-13 Reset SCSI Offset bit 5-84
SCSI Wide Residue 5-74 Temporary Stack 5-53 operator bits 6-22  P Parity 2-22 to 2-24 Parity Error bit 5-71 PCI cache mode 3-4 Cache Line Size Enable bit 5-64 Enable Read Multiple bit 5-62 Memory Read Line command 3-8 Memory Read Multiple command 3-9 Memory Write and Invalidate command 3-6 Write and Invalidate Enable bit 5-53 PCI commands 3-2 PCI configuration registers Base Address One 5-9 Base Address Zero 5-9 Cache Line Size 5-7 Class Code 5-7 Command 5-3 Device ID 5-3 Expansion ROM Base Address 5-12	RAM, see SCRIPTS RAM RBIAS +/- pins C-3 Read Cycle Timings, ≤ 64 Kbytes ROM 7-49 Read Cycle Timings, Normal/Fast Memory (≥ 128 Kbytes), Single Byte Access 7-38 Read Cycle Timings, Slow Memory (≥ 128 Kbytes) 7-46 read/write instructions 6-22, 6-24 read/write system memory from a SCRIPT 6-34 read-modify-write cycles 6-23 received master abort (from master) (RMA) 5-5 received target abort (from master) (RTA) 5-5 register address - A[6:0] 6-23 register address bits 6-37 register bits SCSI MSG/ Signal 5-43 register map A-1 PCI registers A-2 relative addressing 6-19 relative addressing mode bit 6-17, 6-29 reselect instruction 6-14 Reselected bit 5-67, 5-70 Reset Input timing 7-13 Reset SCSI Offset bit 5-84 RESPID0 register 5-80
SCSI Wide Residue 5-74 Temporary Stack 5-53 operator bits 6-22  P Parity 2-22 to 2-24 Parity Error bit 5-71 PCI cache mode 3-4 Cache Line Size Enable bit 5-64 Enable Read Multiple bit 5-62 Memory Read Multiple command 3-8 Memory Read Multiple command 3-9 Memory Write and Invalidate command 3-6 Write and Invalidate Enable bit 5-53 PCI comfiguration registers Base Address One 5-9 Base Address Zero 5-9 Cache Line Size 5-7 Class Code 5-7 Command 5-3 Device ID 5-3 Expansion ROM Base Address 5-12 Header Type 5-8	RAM, see SCRIPTS RAM RBIAS +/- pins C-3 Read Cycle Timings, ≤ 64 Kbytes ROM 7-49 Read Cycle Timings, Normal/Fast Memory (≥ 128 Kbytes), Single Byte Access 7-38 Read Cycle Timings, Slow Memory (≥ 128 Kbytes) 7-46 read/write instructions 6-22, 6-24 read/write system memory from a SCRIPT 6-34 read-modify-write cycles 6-23 received master abort (from master) (RMA) 5-5 received target abort (from master) (RTA) 5-5 register address - A[6:0] 6-23 register address bits 6-37 register bits SCSI MSG/ Signal 5-43 register map A-1 PCI registers A-2 relative addressing 6-19 relative addressing mode bit 6-17, 6-29 reselect instruction 6-14 Reselected bit 5-67, 5-70 Reset Input timing 7-13 Reset SCSI Offset bit 5-84 RESPIDO register 5-80 RESPID1 register 5-80 RESPID1 register 5-80
SCSI Wide Residue 5-74 Temporary Stack 5-53 operator bits 6-22  P Parity 2-22 to 2-24 Parity Error bit 5-71 PCI cache mode 3-4 Cache Line Size Enable bit 5-64 Enable Read Multiple bit 5-62 Memory Read Line command 3-8 Memory Read Multiple command 3-9 Memory Write and Invalidate command 3-6 Write and Invalidate Enable bit 5-53 PCI commands 3-2 PCI configuration registers Base Address One 5-9 Base Address Zero 5-9 Cache Line Size 5-7 Class Code 5-7 Command 5-3 Device ID 5-3 Expansion ROM Base Address 5-12 Header Type 5-8 Interrupt Line 5-13	RAM, see SCRIPTS RAM RBIAS +/- pins C-3 Read Cycle Timings, ≤ 64 Kbytes ROM 7-49 Read Cycle Timings, Normal/Fast Memory (≥ 128 Kbytes), Single Byte Access 7-38 Read Cycle Timings, Slow Memory (≥ 128 Kbytes), Single Byte Access 7-38 Read Cycle Timings, Slow Memory (≥ 128 Kbytes) 7-46 read/write instructions 6-22, 6-24 read/write system memory from a SCRIPT 6-34 read-modify-write cycles 6-23 received master abort (from master) (RMA) 5-5 received target abort (from master) (RTA) 5-5 register address - A[6:0] 6-23 register address bits 6-37 register bits SCSI MSG/ Signal 5-43 register map A-1 PCI registers A-1 SCSI registers A-2 relative addressing mode bit 6-17, 6-29 reselect instruction 6-14 Reselected bit 5-67, 5-70 Reset Input timing 7-13 Reset SCSI Offset bit 5-84 RESPID0 register 5-80 RESPID1 register 5-80 Response ID One register 5-80
SCSI Wide Residue 5-74 Temporary Stack 5-53 operator bits 6-22  P Parity 2-22 to 2-24 Parity Error bit 5-71 PCI cache mode 3-4 Cache Line Size Enable bit 5-64 Enable Read Multiple bit 5-62 Memory Read Line command 3-8 Memory Read Multiple command 3-9 Memory Write and Invalidate command 3-6 Write and Invalidate Enable bit 5-53 PCI commands 3-2 PCI comfiguration registers Base Address One 5-9 Base Address Zero 5-9 Cache Line Size 5-7 Class Code 5-7 Command 5-3 Device ID 5-3 Expansion ROM Base Address 5-12 Header Type 5-8 Interrupt Line 5-13 Interrupt Pin 5-13	RAM, see SCRIPTS RAM RBIAS +/- pins C-3 Read Cycle Timings, ≤ 64 Kbytes ROM 7-49 Read Cycle Timings, Normal/Fast Memory (≥ 128 Kbytes), Single Byte Access 7-38 Read Cycle Timings, Slow Memory (≥ 128 Kbytes), Final Cycle Timings, Slow Memory (≥ 128 Kbytes) 7-46 Read/write instructions 6-22, 6-24 Read/write system memory from a SCRIPT 6-34 Read-modify-write cycles 6-23 Received master abort (from master) (RMA) 5-5 Received target abort (from master) (RTA) 5-5 Register address - A[6:0] 6-23 Register address bits 6-37 Register address bits 6-37 Register bits SCSI MSG/ Signal 5-43 Register map A-1 PCI registers A-2 Relative addressing 6-19 Relative addressing mode bit 6-17, 6-29 Reselected bit 5-67, 5-70 Reset Input timing 7-13 Reset SCSI Offset bit 5-84 RESPID1 register 5-80 RESPID1 register 5-80 Response ID One register 5-80 Response ID Zero register 5-80
SCSI Wide Residue 5-74 Temporary Stack 5-53 operator bits 6-22  P Parity 2-22 to 2-24 Parity Error bit 5-71 PCI cache mode 3-4 Cache Line Size Enable bit 5-64 Enable Read Multiple bit 5-62 Memory Read Line command 3-8 Memory Read Multiple command 3-9 Memory Write and Invalidate command 3-6 Write and Invalidate Enable bit 5-53 PCI commands 3-2 PCI comfiguration registers Base Address One 5-9 Base Address Zero 5-9 Cache Line Size 5-7 Class Code 5-7 Command 5-3 Device ID 5-3 Expansion ROM Base Address 5-12 Header Type 5-8 Interrupt Pin 5-13 Latency Timer 5-8	RAM, see SCRIPTS RAM RBIAS +/- pins C-3 Read Cycle Timings, ≤ 64 Kbytes ROM 7-49 Read Cycle Timings, Normal/Fast Memory (≥ 128 Kbytes), Single Byte Access 7-38 Read Cycle Timings, Slow Memory (≥ 128 Kbytes), Fead/write instructions 6-22, 6-24 read/write instructions 6-22, 6-24 read/write system memory from a SCRIPT 6-34 read-modify-write cycles 6-23 received master abort (from master) (RMA) 5-5 received target abort (from master) (RTA) 5-5 register address - A[6:0] 6-23 register address bits 6-37 register abits SCSI MSG/ Signal 5-43 register map A-1 PCI registers A-1 SCSI registers A-2 relative addressing 6-19 relative addressing mode bit 6-17, 6-29 reselect instruction 6-14 Reselected bit 5-67, 5-70 Reset Input timing 7-13 Reset SCSI Offset bit 5-84 RESPID0 register 5-80 RESPID1 register 5-80 Response ID One register 5-80 return instruction 6-27
SCSI Wide Residue 5-74 Temporary Stack 5-53 operator bits 6-22  P Parity 2-22 to 2-24 Parity Error bit 5-71 PCI cache mode 3-4 Cache Line Size Enable bit 5-64 Enable Read Multiple bit 5-62 Memory Read Line command 3-8 Memory Read Multiple command 3-9 Memory Write and Invalidate command 3-6 Write and Invalidate Enable bit 5-53 PCI comfiguration registers Base Address One 5-9 Base Address Zero 5-9 Cache Line Size 5-7 Class Code 5-7 Command 5-3 Device ID 5-3 Expansion ROM Base Address 5-12 Header Type 5-8 Interrupt Line 5-13 Latency Timer 5-8 Max_Lat 5-14	RAM, see SCRIPTS RAM RBIAS +/- pins C-3 Read Cycle Timings, ≤ 64 Kbytes ROM 7-49 Read Cycle Timings, Normal/Fast Memory (≥ 128 Kbytes), Single Byte Access 7-38 Read Cycle Timings, Slow Memory (≥ 128 Kbytes) 7-46 read/write instructions 6-22, 6-24 read/write system memory from a SCRIPT 6-34 read-modify-write cycles 6-23 received master abort (from master) (RMA) 5-5 received target abort (from master) (RTA) 5-5 register address - A[6:0] 6-23 register address bits 6-37 register bits SCSI MSG/ Signal 5-43 register map A-1 PCI registers A-2 relative addressing 6-19 relative addressing mode bit 6-17, 6-29 reselect instruction 6-14 Reselected bit 5-67, 5-70 Resel Input timing 7-13 Reset SCSI Offset bit 5-84 RESPID0 register 5-80 RESPID1 register 5-80 Response ID Zero register 5-80 return instruction 6-27 revision ID (RID[7:0]) 5-6
SCSI Wide Residue 5-74 Temporary Stack 5-53 operator bits 6-22  P  Parity 2-22 to 2-24 Parity Error bit 5-71 PCI cache mode 3-4 Cache Line Size Enable bit 5-64 Enable Read Multiple bit 5-62 Memory Read Line command 3-8 Memory Read Multiple command 3-9 Memory Write and Invalidate command 3-6 Write and Invalidate Enable bit 5-53 PCI comfiguration registers Base Address One 5-9 Base Address Zero 5-9 Cache Line Size 5-7 Class Code 5-7 Command 5-3 Device ID 5-3 Expansion ROM Base Address 5-12 Header Type 5-8 Interrupt Line 5-13 Interrupt Fin 5-13 Latency Timer 5-8 Max_Lat 5-14 Min_Gnt 5-14	RAM, see SCRIPTS RAM RBIAS +/- pins C-3 Read Cycle Timings, ≤ 64 Kbytes ROM 7-49 Read Cycle Timings, Normal/Fast Memory (≥ 128 Kbytes), Single Byte Access 7-38 Read Cycle Timings, Slow Memory (≥ 128 Kbytes), Single Byte Access 7-38 Read Cycle Timings, Slow Memory (≥ 128 Kbytes) 7-46 read/write instructions 6-22, 6-24 read/write system memory from a SCRIPT 6-34 read-modify-write cycles 6-23 received master abort (from master) (RMA) 5-5 received target abort (from master) (RTA) 5-5 received target abort (from master) (RTA) 5-5 register address - A[6:0] 6-23 register address bits 6-37 register bits SCSI MSG/ Signal 5-43 register map A-1 PCI registers A-2 relative addressing 6-19 relative addressing mode bit 6-17, 6-29 reselect instruction 6-14 Reselected bit 5-67, 5-70 Reset Input timing 7-13 Reset SCSI Offset bit 5-84 RESPID0 register 5-80 RESPID1 register 5-80 Response ID One register 5-80 Response ID Zero register 5-80 return instruction 6-27 revision ID (RID[7:0]) 5-6 revision ID register 5-6
SCSI Wide Residue 5-74 Temporary Stack 5-53 operator bits 6-22  P Parity 2-22 to 2-24 Parity Error bit 5-71 PCI cache mode 3-4 Cache Line Size Enable bit 5-64 Enable Read Multiple bit 5-62 Memory Read Line command 3-8 Memory Read Multiple command 3-9 Memory Write and Invalidate command 3-6 Write and Invalidate Enable bit 5-53 PCI commands 3-2 PCI comfiguration registers Base Address One 5-9 Base Address Zero 5-9 Cache Line Size 5-7 Class Code 5-7 Command 5-3 Device ID 5-3 Expansion ROM Base Address 5-12 Header Type 5-8 Interrupt Line 5-13 Latency Timer 5-8 Max_Lat 5-14 Min_Gnt 5-14 RAM Base Address 5-10	RAM, see SCRIPTS RAM RBIAS +/- pins C-3 Read Cycle Timings, ≤ 64 Kbytes ROM 7-49 Read Cycle Timings, Normal/Fast Memory (≥ 128 Kbytes), Single Byte Access 7-38 Read Cycle Timings, Slow Memory (≥ 128 Kbytes), Single Byte Access 7-38 Read Cycle Timings, Slow Memory (≥ 128 Kbytes) 7-46 read/write instructions 6-22, 6-24 read/write system memory from a SCRIPT 6-34 read-modify-write cycles 6-23 received master abort (from master) (RMA) 5-5 received target abort (from master) (RTA) 5-5 register address - A[6:0] 6-23 register address bits 6-37 register bits SCSI MSG/ Signal 5-43 register map A-1 PCI registers A-2 relative addressing 6-19 relative addressing mode bit 6-17, 6-29 reselect instruction 6-14 Reselected bit 5-67, 5-70 Reset Input timing 7-13 Reset SCSI Offset bit 5-84 RESPID1 register 5-80 RESPID1 register 5-80 Response ID One register 5-80 Response ID Zero register 5-80 return instruction 6-27 revision ID (RID[7:0]) 5-6 revision ID register 5-6 Revision Level bits 5-52
SCSI Wide Residue 5-74 Temporary Stack 5-53 operator bits 6-22  P  Parity 2-22 to 2-24 Parity Error bit 5-71 PCI cache mode 3-4 Cache Line Size Enable bit 5-64 Enable Read Multiple bit 5-62 Memory Read Line command 3-8 Memory Read Multiple command 3-9 Memory Write and Invalidate command 3-6 Write and Invalidate Enable bit 5-53 PCI comfiguration registers Base Address One 5-9 Base Address Zero 5-9 Cache Line Size 5-7 Class Code 5-7 Command 5-3 Device ID 5-3 Expansion ROM Base Address 5-12 Header Type 5-8 Interrupt Line 5-13 Interrupt Fin 5-13 Latency Timer 5-8 Max_Lat 5-14 Min_Gnt 5-14	RAM, see SCRIPTS RAM RBIAS +/- pins C-3 Read Cycle Timings, ≤ 64 Kbytes ROM 7-49 Read Cycle Timings, Normal/Fast Memory (≥ 128 Kbytes), Single Byte Access 7-38 Read Cycle Timings, Slow Memory (≥ 128 Kbytes), Single Byte Access 7-38 Read Cycle Timings, Slow Memory (≥ 128 Kbytes) 7-46 read/write instructions 6-22, 6-24 read/write system memory from a SCRIPT 6-34 read-modify-write cycles 6-23 received master abort (from master) (RMA) 5-5 received target abort (from master) (RTA) 5-5 received target abort (from master) (RTA) 5-5 register address - A[6:0] 6-23 register address bits 6-37 register bits SCSI MSG/ Signal 5-43 register map A-1 PCI registers A-2 relative addressing 6-19 relative addressing mode bit 6-17, 6-29 reselect instruction 6-14 Reselected bit 5-67, 5-70 Reset Input timing 7-13 Reset SCSI Offset bit 5-84 RESPID0 register 5-80 RESPID1 register 5-80 Response ID One register 5-80 Response ID Zero register 5-80 return instruction 6-27 revision ID (RID[7:0]) 5-6 revision ID register 5-6

IX-6 Index

S	SCSI Interrupt Enable One register 5-68 SCSI Interrupt Enable Zero register 5-66
SACK/ Status bit 5-37	SCSI Interrupt Pending bit 5-48
SATN/ Active bit 5-70	SCSI Interrupt Status One register 5-72
SATN/ Status bit 5-37	SCSI Interrupt Status Zero register 5-69
SBDL register 5-89	SCSI Isolation Mode bits 5-82 SCSI Longitudinal Parity register 5-73
SBR register 5-64	SCSI Loopback Mode bit 5-84
SBSY Status bit 5-37 SC_D/ Status bit 5-37	SCSI Low Level Mode bit 5-85
SCID register 5-28	SCSI Mode bit 5-88
SCLK bit 5-82	SCSI MSG/ Signal bit 5-43
SCLK Quadrupler Enable 5-82	SCSI Output Control Latch register 5-36
SCLK Quadrupler Select 5-82	SCSI Output Data Latch register 5-89
SCNTL0 register 5-17	SCSI Parity Error bit 5-68
SCNTL1 register 5-20	SCSI phase bits 6-11, 6-28 SCSI Phase Mismatch bit 5-66
SCNTL2 register 5-23	SCSI pins 4-10, 4-12
SCNTL3 register 5-25 Scratch register 5-64	SCSI Reset Condition bit 5-67
SCRATCHA register 5-60	SCSI RST/ Received bit 5-71
SCRATCHA/B Operation bit 5-51	SCSI RST/ Signal bit 5-41
SCRATCHB register 5-90	SCSI SCRIPTS operation 6-2
SCRIPTS bit 5-75	sample instruction 6-3
SCRIPTS interrupt instruction received 5-39, 5-63	SCSI SDP0/ Parity Signal bit 5-41 SCSI SDP1 Signal bit 5-45
SCRIPTS processor 2-7 instruction prefetching 2-8	SCSI Selected As ID bits 5-80
internal RAM for instruction storage 2-8	SCSI Selector ID register 5-36
performance 2-7	SCSI Status One register 5-42
SCRIPTS RAM 2-8	SCSI Status Two register 5-44
SCRATCHA/B Operation bit 5-51	SCSI Status Zero register 5-40
SCSI	SCSI Synchronous Offset Maximun 5-81 SCSI Synchronous Offset Zero bit 5-81
core 2-2	SCSI Synchronous Transfer Period bits 5-29
LVD Link 2-16 termination 2-24	SCSI Test One register 5-82
TolerANT Technology 1-4	SCSI Test Three register 5-85
Ultra2 2-10	SCSI Test Two register 5-83
SCSI ATN Condition bit 5-66	SCSI Test Zero register 5-80
SCSI Bus Data Lines register 5-89	SCSI Timer One register 5-77
SCSI bus interface 2-15 to 2-28	SCSI Timer Zero register 5-76 SCSI timings 7-51 to 7-59
SCSI Bus Mode Change bit 5-68, 5-72	SCSI Transfer register 5-29
SCSI C_D/ Signal bit 5-43 SCSI Chip ID register 5-28	SCSI True End of Process bit 5-51
SCSI CLK frequency quadrupling 5-83	SCSI Valid bit 5-36
SCSI clock quadrupler 5-82	SCSI Wide Residue register 5-74
Frequency Lock bit 5-89	SCSI-1 Transfers
SCSI clock rates 5-26	(Differential, 4.17 Mbytes/s) timing 7-54
SCSI Control Enable bit 5-83	(Single-Ended, 5.0 Mbytes/s) timing 7-54 SCSI-2 Fast Transfers 10.0 Mbytes/s (8-Bit Transfers) or
SCSI Control Three register 5-20	20.0 Mbytes/s (16-Bit Transfers)
SCSI Control Three register 5-25 SCSI Control Two register 5-23	40 MHz Clock timing 7-55
SCSI core 2-2	50 MHz Clock timing 7-56
SCSI Data High impedance bit 5-55	SDID register 5-33
SCSI Destination ID register 5-33	second dword 6-12, 6-21, 6-23, 6-32, 6-35, 6-38
SCSI Differential Mode bit 5-84	select instruction 6-16
SCSI Disconnect Unexpected bit 5-23	select with ATN/ bit 6-20 Select with SATN/ on a Start Sequence 5-18
SCSI encoded destination ID 6-20	Selected bit 5-66, 5-70
SCSI FIFO Test Read bit 5-86 SCSI FIFO Test Write bit 5-87	Selection or Reselection Timeout bit 5-68, 5-72
SCSI First Byte Received register 5-35	Selection Response Logic Test bits 5-81
SCSI Gross Error bit 5-67, 5-70	Selection Timeout 5-77
SCSI High-Impedance Mode bit 5-84	Semaphore bit 5-47
SCSI I/O instructions 6-13	SERR/ enable (SE) 5-4 set instruction 6-15, 6-17
SCSI I_O/ Signal bit 5-43 SCSI Input Data Latch register 5-88	set/clear carry bit 6-20
SCSI input Data Latch register 5-88 SCSI instructions	set/clear SACK/ bit 6-20
block move 6-6	Set/Clear SATN/ bit 6-20
read/write 6-22	Set/Clear target mode bit 6-20

Index IX-7

SFBR register 5-35	Т
Shadow Register Test Mode bit 5-55	
SI_O/ Status bit 5-37	table indirect addressing 6-19
SIDL Least Significant Byte Full bit 5-40	Table Indirect bit 6-7
SIDL Most Significant Byte Full 5-44	table indirect mode bit 6-18
SIDL register 5-88	table relative addressing 6-19
SIEN0 register 5-66	Target Asynchronous Send timing 7-52
SIEN1 register 5-68	target mode 6-14
Signal Name	target mode bit 5-19, 6-9
alphabetical 7-65	TEMP register 5-53, 6-35, 6-38
BGA position 7-61	Temporary register 5-53
Pin Number 7-64	termination 2-24
Signal Process 5-47, 5-50	third dword 6-35, 6-38
signaled system error (SSE) 5-5	Timer Test Mode bit 5-87
SIGP bit 5-47, 5-50	timings
single-ended mode	clock 7-11
SCSI pin description 4-12	interrupt output 7-14
Single-step Interrupt bit 5-39, 5-63	reset input 7-13
Single-step Mode bit 5-64	SCSI 7-51
SIST0 register 5-69	Ultra2 SCSI 7-57
SIST1 register 5-72	TolerANT Enable bit 5-85
SLPAR High Byte Enable 5-24	TolerANT Technology 1-4
SLPAR Mode bit 5-24	benefits 1-5
SLPAR register 5-73	electrical characteristics 7-8
SMSG/ Status bit 5-37	Extend SREQ/SACK Filtering bit 5-84
SOCL Least Significant Byte Full bit 5-40	TolerANT Enable bit 5-85
SOCL register 5-36	Trace impedance C-2
SODL Most Significant Byte Full bit 5-44	transfer control instructions 2-9, 6-26
SODL register 5-89	transfer counter bits 6-12, 6-34
SODR Least Significant Byte Full bit 5-40	transfer rate
SODR Most Significant Byte Full bit 5-44	synchronous 2-29
Software Reset bit 5-47	Synchronous clock conversion factor bits 5-26
Source I/O-Memory Enable bit 5-61	TTL/CMOS signals C-2
SREQ/ Status bit 5-37	-
SSEL/ Status bit 5-37	U
SSID register 5-36	
SSTAT0 register 5-40	Ultra SCSI 7-58
SSTAT1 register 5-42	Ultra SCSI Single-Ended Transfers 20.0 Mbytes/s (8-Bit
SSTAT2 register 5-44	Transfers) or 40.0 Mbytes/s (16-Bit Transfers), Quadrupled
stacked interrupts 2-36	40 MHz Clock 7-57
start address bits 6-12, 6-21	Ultra2 SCSI 2-10
Start DMA Operation bit 5-65	benefits 1-4
Start SCSI Transfer 5-22	LVD Link 2-16
Start Sequence 5-18	Synchronous Clock Conversion Factor bits 5-26
status register 5-5	Ultra2 SCSI timings 7-57
STESTO register 5-80	Ultra2 SCSI Transfers 40.0 Mbytes/s (8-Bit Transfers) or
STEST1 register 5-82	80.0 Mbytes/s (16-Bit Transfers)
STEST2 register 5-83	Quadrupled 40 MHz Clock timing 7-59
STEST3 register 5-85	Unexpected Disconnect bit 5-67, 5-71
STIME0 register 5-76	Unitrode terminator C-4
STIME1 register 5-77	upper register address line (A7) bit 6-23
store instructions	use data8/SFBR bit 6-22
prefetch unit and 2-9	
subsystem ID (SID[15:0]) 5-11	V
subsystem vendor ID (SVID[15:0]) 5-10	
SWIDE register 5-74	VDD-A pin C-4
SXFER register 5-29 SYM53C700 Compatibility bit 5-65	
	vendor ID (VID[15:0]) 5-3
	vendor ID (VID[15:0]) 5-3 Vendor Unique Enhancements 1 bit 5-24
SYM53C895	vendor ID (VID[15:0]) 5-3 Vendor Unique Enhancements 1 bit 5-24
SYM53C895 new features 1-2	Vendor Unique Enhancements 1 bit 5-24
SYM53C895 new features 1-2 register map A-1	
SYM53C895 new features 1-2 register map A-1 Synchronous Clock Conversion Factor bits 5-26	Vendor Unique Enhancements 1 bit 5-24  W
SYM53C895 new features 1-2 register map A-1 Synchronous Clock Conversion Factor bits 5-26 synchronous data transfer rates 2-29	W wait disconnect instruction 6-16
SYM53C895 new features 1-2 register map A-1 Synchronous Clock Conversion Factor bits 5-26 synchronous data transfer rates 2-29 synchronous SCSI send 2-3	W wait disconnect instruction 6-16 wait for valid phase bit 6-31
SYM53C895 new features 1-2 register map A-1 Synchronous Clock Conversion Factor bits 5-26 synchronous data transfer rates 2-29	W wait disconnect instruction 6-16

IX-8 Index

```
WATN/ bit 5-18
wide SCSI
Always Wide SCSI bit 5-84
chained block moves 2-39
SWIDE register 5-74
Wide SCSI Receive bit 5-25
Wide SCSI Send bit 5-24
Won Arbitration bit 5-41
write and invalidate enable (WIE) 5-4
Write and Invalidate Enable bit 5-53
Write Cycle Timings, ≤ 64 Kbytes ROM 7-50
Write Cycle Timings, Normal/Fast Memory (≥ 128 Kbytes), single byte access 7-40
Write Cycle Timings, Slow Memory (≥ 128 Kbytes) 7-47
write/read instructions 6-22
write/read system memory from a SCRIPT 6-34
```

Index IX-9

# **Customer Feedback**

We would appreciate your feedback on this document. Please copy the following page, add your comments, and fax it to us at the number shown.

If appropriate, please also fax copies of any marked-up pages from this document.

<u>Important:</u> Please include your name, phone number, fax number, and

company address so that we may contact you directly for

clarification or additional information.

Thank you for your help in improving the quality of our documents.

#### **Reader's Comments**

Fax your comments to: LSI Logic Corporation Technical Publications

M/S E-198

Fax: 408.433.4333

Please tell us how you rate this document: *Symbios™ SYM53C895 PCI* to *Ultra2 SCSI I/O Processor with LVD Link Universal Transceivers Technical Manual.* Place a check mark in the appropriate blank for each category.

	Excellent	Good	Average	Fair	Poor
Completeness of information					
Clarity of information					
Ease of finding information Technical content					
Usefulness of examples and		<del></del>			
illustrations		<del></del>			
Overall manual					
What could we do to improv	e this docu	ment?			
·					
If you found errors in this do number. If appropriate, pleas	•		-		. •
Please complete the information of addirectly for clarification or addirectly for clarification or additional contents.			-	contact	you
Name			_ Date _		
Telephone		Fax			
Title					
Department			Mail Sto	o	
Company Name					
Street					
City, State, Zip					

# **U.S. Distributors** by State

A. E. Tel: 818.594.0404 Westlake Village
I. E. Tel: 818.707.2101

A. E. Avnet Electronics	Colorado	Indiana	Minnesota
http://www.hh.avnet.com	Denver	Fort Wayne	Champlin
B. M. Bell Microproducts,	A. E. Tel: 303.790.1662	I. E. Tel: 219.436.4250	B. M. Tel: 800.557.2566
Inc. (for HAB's)	B. M. Tel: 303.846.3065	W. E. Tel: 888.358.9953	Eden Prairie
http://www.bellmicro.com	W. E. Tel: 800.933.9953	Indianapolis	B. M. Tel: 800.255.1469
I. E. Insight Electronics	Englewood	A. E. Tel: 317.575.3500	Minneapolis
http://www.insight-electronics.com	I. E. Tel: 303.649.1800		A. E. Tel: 612.346.3000
W. E. Wyle Electronics		Iowa	W. E. Tel: 800.860.9953
http://www.wyle.com	Connecticut	W. E. Tel: 612.853.2280	St. Louis Park
Aldress	Cheshire	Cedar Rapids	I. E. Tel: 612.525.9999
Alabama	A. E. Tel: 203.271.5700	A. E. Tel: 319.393.0033	
Daphne	I. E. Tel: 203.272.5843		Mississippi
I. E. Tel: 334.626.6190	Wallingford	Kansas	A. E. Tel: 800.633.2918
Huntsville	W. E. Tel: 800.605.9953	W. E. Tel: 303.457.9953	W. E. Tel: 256.830.1119
A. E. Tel: 256.837.8700		Kansas City	
I. E. Tel: 256.830.1222	Delaware	A. E. Tel: 913.663.7900	Missouri
W. E. Tel: 800.964.9953	North/South	Lenexa	W. E. Tel: 630.620.0969
	A. E. Tel: 800.526.4812	I. E. Tel: 913.492.0408	St. Louis
Alaska	Tel: 800.638.5988		A. E. Tel: 314.291.5350
A. E. Tel: 800.332.8638	B. M. Tel: 302.328.8968	Kentucky	I. E. Tel: 314.872.2182
A.1	W. E. Tel: 856.439.9110	W. E. Tel: 937.436.9953	
Arkansas		Central/Northern/ Western	Montana
W. E. Tel: 972.235.9953	Florida	A. E. Tel: 800.984.9503	A. E. Tel: 800.526.1741
Arizona	Altamonte Springs	Tel: 800.767.0329	W. E. Tel: 801.974.9953
	B. M. Tel: 407.682.1199	Tel: 800.829.0146	
Phoenix	I. E. Tel: 407.834.6310		Nebraska
A. E. Tel: 480.736.7000	Boca Raton	Louisiana	A. E. Tel: 800.332.4375
B. M. Tel: 602.267.9551	I. E. Tel: 561.997.2540	W. E. Tel: 713.854.9953	W. E. Tel: 303.457.9953
W. E. Tel: 800.528.4040	Clearwater	North/South	
Tempe	I. E. Tel: 727.524.8850	A. E. Tel: 800.231.0253	Nevada
I. E. Tel: 480.829.1800	Fort Lauderdale	Tel: 800.231.5575	Las Vegas
Tucson	A. E. Tel: 954.484.5482		A. E. Tel: 800.528.8471
A. E. Tel: 520.742.0515	W. E. Tel: 800.568.9953	Maine	W. E. Tel: 702.765.7117
	Miami	A. E. Tel: 800.272.9255	
California	B. M. Tel: 305.477.6406	W. E. Tel: 781.271.9953	New Hampshire
Agoura Hills	Orlando		A. E. Tel: 800.272.9255
B. M. Tel: 818.865.0266		Maryland	W. E. Tel: 781.271.9953
Irvine		Baltimore	Name Instruction
A. E. Tel: 949.789.4100	W. E. Tel: 407.740.7450	A. E. Tel: 410.720.3400	New Jersey
B. M. Tel: 949.470.2900	Tampa	W. E. Tel: 800.863.9953	North/South
I. E. Tel: 949.727.3291	W. E. Tel: 800.395.9953	Columbia	A. E. Tel: 201.515.1641
W. E. Tel: 800.626.9953	St. Petersburg	B. M. Tel: 800.673.7461	Tel: 609.222.6400
Los Angeles	A. E. Tel: 727.507.5000	I. E. Tel: 410.381.3131	Mt. Laurel
A. E. Tel: 818.594.0404	Georgia		I. E. Tel: 609.222.9566
W. E. Tel: 800.288.9953	Atlanta	Massachusetts	Pine Brook
Sacramento		Boston	W. E. Tel: 800.862.9953
A. E. Tel: 916.632.4500	A. E. Tel: 770.623.4400	A. E. Tel: 978.532.9808	Parsippany
W. E. Tel: 800.627.9953	B. M. Tel: 770.980.4922	W. E. Tel: 800.444.9953	I. E. Tel: 973.299.4425
San Diego	W. E. Tel: 800.876.9953	Burlingtonr	Wayne
A. E. Tel: 858.385.7500	Duluth	I. E. Tel: 781.270.9400	W. E. Tel: 973.237.9010
B. M. Tel: 858.597.3010	I. E. Tel: 678.584.0812	Marlborough	
I. E. Tel: 800.677.6011	Hawaii	B. M. Tel: 508.480.9099	New Mexico
W. E. Tel: 800.829.9953		Woburn	W. E. Tel: 480.804.7000
	A. E. Tel: 800.851.2282	B. M. Tel: 781.933.9010	Albuquerque
San Jose A. E. Tel: 408.435.3500	Idaho		A. E. Tel: 505.293.5119
	A. E. Tel: 801.365.3800	Michigan	
B. M. Tel: 408.436.0881	W. E. Tel: 801.974.9953	Brighton	
I. E. Tel: 408.952.7000	vv. E. 181. 001.974.9953	I. E. Tel: 810.229.7710	
Santa Clara	Illinois	Detroit	
W. E. Tel: 800.866.9953	North/South	A. E. Tel: 734.416.5800	
Woodland Hills	A. E. Tel: 847.797.7300	W. E. Tel: 888.318.9953	
A. E. Tel: 818.594.0404	7. L. 161. 041.131.1300	2 300.010.0000	

Tel: 314.291.5350

Tel: 847.885.9700

B. M. Tel: 847.413.8530 W. E. Tel: 800.853.9953

Chicago

Schaumburg I. E.

### **U.S. Distributors** by State (Continued)

#### **New York**

Hauppauge

Tel: 516.761.0960 I.E.

Long Island

A. E. Tel: 516.434.7400 W.E. Tel: 800.861.9953

Rochester

A. E. Tel: 716.475.9130 I.E. Tel: 716.242.7790 Tel: 800.319.9953 W. E.

Smithtown

Tel: 800.543.2008 B. M.

Syracuse

Tel: 315.449.4927 A. E.

#### **North Carolina**

Raleigh

A. E. Tel: 919.859.9159 I.E. Tel: 919.873.9922 W. E. Tel: 800.560.9953

#### North Dakota

A. E. Tel: 800.829.0116 W. E. Tel: 612.853.2280

#### Ohio

Cleveland

A. E. Tel: 216.498.1100 W. E. Tel: 800.763.9953

Dayton

Tel: 614.888.3313 A. E. Tel: 937.253.7501 I.E. W. E. Tel: 800.575.9953

Strongsville

B. M. Tel: 440.238.0404

Valley View

I.E. Tel: 216.520.4333

#### Oklahoma

Tel: 972.235.9953 W. E. Tulsa

A. E. Tel: 918.459.6000 Tel: 918.665.4664 I.E.

#### Oregon

Beavertonr

B. M. Tel: 503.524.0787 I.E. Tel: 503.644.3300

Portland

A. E. Tel: 503.526.6200 W. E. Tel: 800.879.9953

#### Pennsylvania

Mercer

I.E. Tel: 412.662.2707

Pittsburgh

A. E. Tel: 412.281.4150 W. E. Tel: 440.248.9996

Philadelphia

A. E. Tel: 800.526.4812 Tel: 215.741.4080 W. E. Tel: 800.871.9953

#### Rhode Island

A. E. 800.272.9255 W. E. Tel: 781.271.9953

#### South Carolina

A. E. Tel: 919.872.0712 W. E. Tel: 919.469.1502

#### South Dakota

A. E. Tel: 800.829.0116 W. E. Tel: 612.853.2280

#### Tennessee

Tel: 256.830.1119 W. E. East/West

Tel: 800.241.8182 A. E. Tel: 800.633.2918

#### Texas

Austin

A. E. Tel: 512.219.3700 B. M. Tel: 512.258.0725 I.E. Tel: 512.719.3090 W.E. Tel: 800.365.9953 Dallas A. E. Tel: 214.553.4300

B. M. Tel: 972.783.4191 W. E. Tel: 800.955.9953 El Paso

A. E.

Tel: 800.526.9238 Houston

A. E. Tel: 713.781.6100 B. M. Tel: 713.917.0663 W. E. Tel: 800.888.9953

Richardson

I.E. Tel: 972.783.0800 Rio Grande Valley

A. E. Tel: 210.412.2047 Stafford

I.E. Tel: 281.277.8200

#### Utah

Centerville

Tel: 801.295.3900 B. M. Murray Tel: 801.288.9001

I F Salt Lake City

A. E. Tel: 801.365.3800 Tel: 800.477.9953 W. E.

#### Vermont

A. E. Tel: 800.272.9255 W.E. Tel: 716.334.5970

#### Virginia

A. E. Tel: 800.638.5988 W. E. Tel: 301.604.8488

#### Washington

Kirkland

I.E. Tel: 425.820.8100 Seattle

Tel: 425.882.7000 A. E. W. E. Tel: 800.248.9953

#### West Virginia

A. E. Tel: 800.638.5988

#### Wisconsin

Milwaukee

A. E. Tel: 414.513.1500 W. E. Tel: 800.867.9953 Wauwatosa I.E. Tel: 414.258.5338

#### Wyoming

A. E. Tel: 800.332.9326 W. E. Tel: 801.974.9953

## **Direct Sales** Representatives by State (Component and HAB)

E. A. Earle Associates E. L. Electrodyne - UT **GRP** Group 2000 Infinity Sales, Inc. I. S. ION ION Associates, Inc. Rathsburg Associ-R. A.

ates, Inc. SGY Synergy Associates,

Arizona Tempe

Tel: 480.921.3305 E. A.

California

Calabasas I. S. Tel: 818.880.6480 Irvine I. S. Tel: 714.833.0300

San Diego Tel: 619.278.5441 E. A.

Illinois Elmhurst

Tel: 630.516.8400 R. A.

Indiana Cicero

R. A. Tel: 317.984.8608 Ligonier

R. A. Tel: 219.894.3184 Plainfield

R. A. Tel: 317.838.0360

Massachusetts Burlington

SGY Tel: 781.238.0870

Michigan

Byron Center R. A. Tel: 616.554.1460 Good Rich R. A. Tel: 810.636.6060

Novi Tel: 810.615.4000 R. A.

**North Carolina** 

Cary GRP Tel: 919.481.1530

Ohio Columbus

R. A. Tel: 614.457.2242 Dayton

R. A. Tel: 513.291.4001

Independence

Tel: 216.447.8825 R. A.

Pennsylvania

Somerset

R. A. Tel: 814.445.6976 Texas Austin

ION Tel: 512.794.9006

Arlington

ION Tel: 817.695.8000

Houston ION

Tel: 281.376.2000

Utah

Salt Lake City

Tel: 801.264.8050 E. L.

Wisconsin Muskego

Tel: 414.679.8250 R. A.

Saukville

R. A. Tel: 414.268.1152

#### Sales Offices and Design **Resource Centers**

**LSI Logic Corporation** Corporate Headquarters Tel: 408.433.8000 Fax: 408.433.8989

#### **NORTH AMERICA**

California

Costa Mesa - Mint Technology Tel: 949.752.6468 Fax: 949.752.6868

Irvine

◆ Tel: 949.809.4600 Fax: 949.809.4444

> Pleasanton Design Center Tel: 925.730.8800 Fax: 925.730.8700

San Diego Tel: 858.467.6981

Fax: 858.496.0548 Silicon Valley

Tel: 408.433.8000 Fax: 408.954.3353

Wireless Design Center Tel: 858.350.5560 Fax: 858.350.0171

Colorado Roulder

Tel: 303.447.3800 Fax: 303.541.0641

Colorado Springs Tel: 719.533.7000 Fax: 719.533.7020

Fort Collins Tel: 970.223.5100 Fax: 970.206.5549

Florida

Boca Raton Tel: 561.989.3236 Fax: 561.989.3237

Georgia Alpharetta

Tel: 770.753.6146 Fax: 770.753.6147

Oakbrook Terrace Tel: 630 954 2234 Fax: 630.954.2235

Kentucky **Bowling Green** 

Tel: 270.793.0010 Fax: 270.793.0040 Maryland Bethesda

Tel: 301.897.5800 Fax: 301 897 8389

Massachusetts

Waltham

◆ Tel: 781.890.0180 Fax: 781.890.6158

> **Burlington - Mint Technology** Tel: 781.685.3800

Fax: 781.685.3801

Minnesota

Minneapolis ♦ Tel: 612.921.8300 Fax: 612.921.8399

**New Jersey** 

Red Bank Tel: 732.933.2656 Fax: 732.933.2643

Cherry Hill - Mint Technology

Tel: 609.489.5530 Fax: 609.489.5531

**New York** 

Fairport Tel: 716 218 0020 Fax: 716.218.9010

**North Carolina** 

Raleigh Tel: 919.785.4520 Fax: 919.783.8909

Oregon

Beaverton Tel: 503.645.0589

Fax: 503.645.6612

Texas

Austin

Tel: 512.388.7294 Fax: 512.388.4171

Tel: 972.244.5000 Fax: 972.244.5001

Houston

Tel: 281.379.7800 Fax: 281.379.7818

Canada Ontario Ottawa

Tel: 613.592.1263 Fax: 613.592.3253

#### INTERNATIONAL

France Paris

LSI Logic S.A. Immeuble Europa

Tel: 33.1.34.63.13.13 Fax: 33.1.34.63.13.19

Germany Munich

LSI Logic GmbH

♦ Tel: 49.89.4.58.33.0 Fax: 49.89.4.58.33.108

Stuttgart

Tel: 49.711.13.96.90 Fax: 49.711.86.61.428

Italy Milano

LSI Logic S.P.A.

◆ Tel: 39.039.687371 Fax: 39.039.6057867

Japan Tokyo

LSI Logic K.K.

◆ Tel: 81.3.5463.7821 Fax: 81.3.5463.7820

Osaka

Tel: 81.6.947.5281 Fax: 81.6.947.5287

Korea

Seoul

LSI Logic Corporation of Korea Ltd

Tel: 82.2.528.3400

Fax: 82.2.528.2250

The Netherlands

Findhoven LSI Logic Europe Ltd

Tel: 31.40.265.3580 Fax: 31.40.296.2109

Singapore

Singapore LSI Logic Pte Ltd

Tel: 65.334.9061 Fax: 65.334.4749

Tel: 65.835.5040 Fax: 65.732.5047

Sweden

Stockholm LSI Logic AB

◆ Tel: 46.8.444.15.00 Fax: 46.8.750.66.47

Taiwan Taipei LSI Logic Asia, Inc. Taiwan Branch Tel: 886.2.2718.7828 Fax: 886.2.2718.8869

**United Kingdom** Bracknell LSI Logic Europe Ltd

◆ Tel: 44.1344.426544 Fax: 44.1344.481039

 Sales Offices with **Design Resource Centers** 

#### International Distributors

Australia

New South Wales Reptechnic Pty Ltd

◆ Tel: 612.9953.9844 Fax: 612.9953.9683

Belgium Acal nv/sa

Tel: 32.2.7205983 Fax: 32.2.7251014

China Beijing

LSI Logic International

**Services Inc.** Tel: 86.10.6804.2534 Fax: 86.10.6804.2521

France Rungis Cedex

Azzurri Technology France

Tel: 33.1.41806310 Fax: 33.1.41730340

Germany Haar

EBV Elektronik

Tel: 49.89.4600980 Fax: 49.89.46009840

Munich

**Avnet Emg GmbH** Tel: 49.89.45110102

Tel: 49.89.45110102 Fax: 49.89.42.27.75

Wuennenberg-Haaren **Peacock AG** Tel: 49.2957.79.1692

Tel: 49.2957.79.1692 Fax: 49.2957.79.9341

Hong Kong Hong Kong AVT Industrial Ltd

Tel: 852.2428.0008 Fax: 852.2401.2105

EastEle

Tel: 852.2798.8860 Fax: 852.2305.0640

India
Bangalore
Spike Technologies India

Private Ltd

♦ Tel: 91.80.664.5530

Fax: 91.80.664.9748

Israel Tel Aviv

Eastronics Ltd
Tel: 972.3.6458777
Fax: 972.3.6458666

Japan Tokvo

Global Electronics Corporation

Tel: 81.3.3260.1411 Fax: 81.3.3260.7100 Technical Center Tel: 81.471.43.8200

Yokohama-City **Macnica Corporation** Tel: 81.45.939.6140

Fax: 81.45.939.6141

The Netherlands Eindhoven

Acal Nederland b.v.

Tel: 31.40.2.502602 Fax: 31.40.2.510255

Switzerland

Brugg

LSI Logic Sulzer AG Tel: 41.32.3743232

Fax: 41.32.3743232

Taiwan Taipei

Avnet-Mercuries Corporation, Ltd

Tel: 886.2.2516.7303 Fax: 886.2.2505.7391

Lumax International Corporation, Ltd Tel: 886.2.2788.3656

Tel: 886.2.2788.3656 Fax: 886.2.2788.3568

Prospect Technology Corporation, Ltd Tel: 886.2.2721.9533

Fax: 886.2.2773.3756

Serial Semiconductor Corporation, Ltd

Tel: 886.2.2579.5858 Fax: 886.2.2570.3123

United Kingdom Maidenhead

Azzurri Technology Ltd

Tel: 44.1628.826826 Fax: 44.1628.829730

Swindon
EBV Elektronik

Tel: 44.1793.849933 Fax: 44.1793.859555

 Sales Offices with Design Resource Centers