D, DB, DGV, N, NS, OR PW PACKAGE (TOP VIEW)

SCLS511 - JUNE 2003

- 2-V to 5.5-V V_{CC} Operation
- Supports Mixed-Mode Voltage Operation on All Ports
- High On-Off Output-Voltage Ratio
- Low Crosstalk Between Switches
- **Individual Switch Controls**
- **Extremely Low Input Current**
- ESD Protection Exceeds JESD 22 - 2000-V Human-Body Model (A114-A)

 - 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)

description/ordering information

This quadruple silicon-gate CMOS analog switch is designed for 2-V to 5.5-V V_{CC} operation.

This switch is designed to handle both analog and digital signals. Each switch permits signals with amplitudes up to 5.5 V (peak) to be transmitted in either direction.

Each switch section has its own enable-input control (C). A high-level voltage applied to C turns on the associated switch section.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

C	1A 1B 2B 2A 2C 3C 3C SND	[3 [4 [5 [6 [7] V _C] 1C] 4C] 4A] 4B] 3B] 3A	С
		1A	Vcc		
		1	14		
1B	2	$\overline{}$	 - 7	13	1C
2B	2 3 4			12	4C
2A 2C	4		ļ	11	4A
2C	5		ļ	10	4B

3B

8

₹



3C

NC - No internal connection

TA	PACK	AGET	ORDERABLE PART NUMBER	TOP-SIDE MARKING							
	PDIP – N	Tube	SN74AHC4066N	SN74AHC4066N							
	QFN – RGY Tape and reel SN74AHC4066F		SN74AHC4066RGYR	HA4066							
	SOIC - D	Tube	SN74AHC4066D	AHC4066							
	3010 - 0	Tape and reel	SN74AHC4066DR	AHC4000							
	SOP - NS	Tube	SN74AHC4066NS	AHC4066							
–40°C to 85°C	50P - N5	Tape and reel	SN74AHC4066NSR	AHC4000							
	SSOP – DB	Tube	SN74AHC4066DB	HA4066							
	550P - DB	Tape and reel	SN74AHC4066DBR	HA4000							
	TSSOP - PW	Tube	SN74AHC4066PW	HA4066							
	1330P - PW	Tape and reel	SN74AHC4066PWR								
	TVSOP – DGV	Tape and reel	SN74AHC4066DGVR	HA4066							

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SCLS511 - JUNE 2003

FUNCTION TABLE (each switch)								
INPUT CONTROL (C)	SWITCH							
L	OFF							
Н	ON							

logic diagram (positive logic)



One of Four Switches

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} (see Note 1)	
Switch I/O voltage range, V _{IO} (see Notes 1 and 2)–0.5 V to	
Control-input clamp current, I _{IK} (V _I < 0)	
I/O diode current, I_{IOK} (V_{IO} < 0 or V_{IO} > V_{CC})	
On-state switch current, $I_T (V_{IO} = 0 \text{ to } V_{CC})$	
Continuous current through V _{CC} or GND	
Package thermal impedance, θ_{JA} (see Note 3): D package	86°C/W
(see Note 3): DB package	96°C/W
(see Note 3): DGV package	127°C/W
(see Note 3): N package	80°C/W
(see Note 3): NS package	76°C/W
(see Note 3): PW package	113°C/W
(see Note 4): RGY package	
Storage temperature range, T _{stg} 68	5°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. This value is limited to 5.5 V maximum.

 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.
 - 4. The package thermal impedance is calculated in accordance with JESD 51-5.



SCLS511 - JUNE 2003

recommended operating conditions (see Note 5)

			MIN	MAX	UNIT	
Vcc	Supply voltage		2†	5.5	V	
		$V_{CC} = 2 V$	1.5			
V	High lovel input veltage, control inpute	V_{CC} = 2.3 V to 2.7 V	$V_{CC} \times 0.7$		v	
VIH	High-level input voltage, control inputs	V _{CC} = 3 V to 3.6 V	$V_{CC} \times 0.7$		v	
		V_{CC} = 4.5 V to 5.5 V	$V_{CC} \times 0.7$			
		$V_{CC} = 2 V$		0.5		
\ <i>\</i>		V_{CC} = 2.3 V to 2.7 V		$V_{CC} \times 0.3$	V	
VIL	Low-level input voltage, control inputs	V_{CC} = 3 V to 3.6 V		$V_{CC} \times 0.3$	v	
		V_{CC} = 4.5 V to 5.5 V		$V_{CC} imes 0.3$		
VI	Control input voltage		0	5.5	V	
VIO	Input/output voltage		0	VCC	V	
		V_{CC} = 2.3 V to 2.7 V		200		
$\Delta t/\Delta v$	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V		100	ns/V	
		V _{CC} = 4.5 V to 5.5 V		20		
TA	Operating free-air temperature		-40	85	°C	

[†] With supply voltages at or near 2 V, the analog switch on-state resistance becomes very nonlinear. Only digital signals should be transmitted at these low supply voltages.

NOTE 5: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCLS511 - JUNE 2003

electrical characteristics	over	recommended	operating	free-air	temperature	range	(unless
otherwise noted)					-	•	

	DADAMETED	TEST CONDITIONS		Тд	λ = 25°C	;			
	PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	UNIT
	•	$I_{T} = -1 \text{ mA},$	2.3 V		38	180		225	
ron	On-state switch resistance	$V_I = V_{CC}$ or GND, $V_C = V_{IH}$	3 V		29	150		190	Ω
		(see Figure 1)	4.5 V		21	75		100	
		$I_{T} = -1 \text{ mA},$	2.3 V		143	500		600	
r _{on(p)}	Peak on-state resistance	$V_{I} = V_{CC}$ to GND,	3 V		57	180		225	Ω
		$V_{C} = V_{IH}$	4.5 V		31	100		125	
	Difference in	$I_{T} = -1 \text{ mA},$	2.3 V		6	30		40	
Δr_{on}	on-state resistance	$V_{I} = V_{CC}$ to GND,	3 V		3	20		30	Ω
	between switches	$V_{C} = V_{IH}$	4.5 V		2	15		20	
Ц	Control input current	VI = 5.5 V or GND	0 to 5.5 V			±0.1		±1	μA
IS(off)	Off-state switch leakage current	$V_I = V_{CC}$ and $V_O = GND$, or $V_I = GND$ and $V_O = V_{CC}$, $V_C = V_{IL}$ (see Figure 2)	5.5 V			±0.1		±1	μΑ
I _{S(on)}	On-state switch leakage current	$V_I = V_{CC}$ or GND, $V_C = V_{IH}$ (see Figure 3)	5.5 V			±0.1		±1	μA
ICC	Supply current	$V_I = V_{CC}$ or GND	5.5 V					20	μA
C _{ic}	Control input capacitance				1.5				pF
C _{io}	Switch input/output capacitance				5.5				pF
C _F	Feed-through capacitance				0.5				pF



SCLS511 - JUNE 2003

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted)

		FROM	то	TEST	Тл	_= 25°C	;			
PAF	RAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	UNIT
^t PLH ^t PHL	Propagation delay time	A or B	B or A	C _L = 15 pF, (see Figure 4)		1.2	10		16	ns
^t PZH ^t PZL	Switch turn-on time	С	A or B	$C_L = 15 \text{ pF},$ $R_L = 1 \text{ k}\Omega$ (see Figure 5)		3.3	15		20	ns
^t PLZ ^t PHZ	Switch turn-off time	С	A or B	$C_L = 15 \text{ pF},$ $R_L = 1 \text{ k}\Omega$ (see Figure 5)		6	15		23	ns
^t PLH ^t PHL	Propagation delay time	A or B	B or A	C _L = 50 pF, (see Figure 4)		2.6	12		18	ns
^t PZH ^t PZL	Switch turn-on time	С	A or B	$C_L = 50 \text{ pF},$ $R_L = 1 \text{ k}\Omega$ (see Figure 5)		4.2	25		32	ns
^t PLZ ^t PHZ	Switch turn-off time	С	A or B	$\begin{array}{l} C_L = 50 \text{ pF,} \\ R_L = 1 k\Omega \\ (\text{see Figure 5}) \end{array}$		9.6	25		32	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted)

	RAMETER	FROM	то	TEST	Т	λ = 25°C	;	MIN	МАХ	UNIT
	RAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	WIIN	IVIAA	UNIT
tPLH tPHL	Propagation delay time	A or B	B or A	C _L = 15 pF, (see Figure 4)		0.8	6		10	ns
^t PZH ^t PZL	Switch turn-on time	С	A or B	$C_L = 15 \text{ pF},$ $R_L = 1 \text{ k}\Omega$ (see Figure 5)		2.3	11		15	ns
^t PLZ ^t PHZ	Switch turn-off time	С	A or B	$C_L = 15 \text{ pF},$ $R_L = 1 \text{ k}\Omega$ (see Figure 5)		4.5	11		15	ns
^t PLH ^t PHL	Propagation delay time	A or B	B or A	C _L = 50 pF, (see Figure 4)		1.5	9		12	ns
^t PZH ^t PZL	Switch turn-on time	С	A or B	$C_L = 50 \text{ pF},$ $R_L = 1 \text{ k}\Omega$ (see Figure 5)		3	18		22	ns
^t PLZ ^t PHZ	Switch turn-off time	С	A or B	$C_L = 50 \text{ pF},$ $R_L = 1 \text{ k}\Omega$ (see Figure 5)		7.2	18		22	ns



SCLS511 - JUNE 2003

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted)

	RAMETER	FROM	то	TEST	Тд	(= 25°C	;	MIN	мах	UNIT
PAR	RAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	IVIIN	MAX	UNIT
^t PLH ^t PHL	Propagation delay time	A or B	B or A	C _L = 15 pF, (see Figure 4)		0.3	4		7	ns
^t PZH ^t PZL	Switch turn-on time	С	A or B	$C_L = 15 \text{ pF},$ $R_L = 1 \text{ k}\Omega$ (see Figure 5)		1.6	7		10	ns
^t PLZ ^t PHZ	Switch turn-off time	С	A or B	$C_L = 15 \text{ pF},$ $R_L = 1 \text{ k}\Omega$ (see Figure 5)		3.2	7		10	ns
^t PLH ^t PHL	Propagation delay time	A or B	B or A	C _L = 50 pF, (see Figure 4)		0.6	6		8	ns
^t PZH ^t PZL	Switch turn-on time	С	A or B	$C_L = 50 \text{ pF},$ $R_L = 1 \text{ k}\Omega$ (see Figure 5)		2.1	12		16	ns
^t PLZ ^t PHZ	Switch turn-off time	С	A or B	$\begin{array}{l} C_L = 50 \text{ pF}, \\ R_L = 1 k\Omega \\ (\text{see Figure 5}) \end{array}$		5.1	12		16	ns

analog switch characteristics over operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	TO (OUTPUT	TEST		Vee	Тд	λ = 25°C	;	UNIT	
PARAMETER	(INPUT)		CONDITION	IS	Vcc	MIN	TYP	MAX	UNIT	
_			$C_{I} = 50 \text{ pF}, R_{I} = 600 \Omega,$		2.3 V		30			
Frequency response (switch on)	A or B	B or A	f _{in} = 1 MHz (sine wave)		3 V		35		MHz	
(ownon on)			$20\log_{10}(V_{O}/V_{I}) = -3 \text{ dB}$ (s	see Figure 6)	4.5 V		50			
Orecestell			0 50 - E D 000 0		2.3 V		-45			
Crosstalk (between any switches)	A or B	B or A	$C_L = 50 \text{ pF}, R_L = 600 \Omega,$ $f_{in} = 1 \text{ MHz}$ (sine wave) (see Figure 7)		3 V		-45		dB	
					4.5 V		-45			
Crosstalk							15			
(control input to	С	A or B	$C_L = 50 \text{ pF}, R_L = 600 \Omega,$ $f_{in} = 1 \text{ MHz}$ (square wave) (see Figure 8)		3 V		20		mV	
signal output)) (000 Figure 0)	4.5 V		50			
					2.3 V		-40			
Feed-through attenuation (switch off)	A or B	B or A	$C_L = 50 \text{ pF}, R_L = 600 \Omega, f$ (see Figure 9)	in = 1 MHz	3 V		-40		dB	
					4.5 V		-40			
			$C_{I} = 50 \text{ pF}, R_{I} = 10 \text{ k}\Omega, V_{I} = 2 \text{ V}_{p-p}$		2.3 V		0.1			
Sine-wave distortion	A or B	B or A	B or A	f _{in} = 1 kHz (sine wave)	V _I = 2.5 V _{p-p}	3 V		0.1		%
			(see Figure 10) $V_{I} = 4 V_{p-p}$		4.5 V		0.1			


operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CO	TYP	UNIT	
Cpd	Power dissipation capacitance	C _L = 50 pF,	f = 10 MHz	4.5	pF




SCLS511 - JUNE 2003


PARAMETER MEASUREMENT INFORMATION















Figure 3. On-State Leakage-Current Test Circuit



SCLS511 - JUNE 2003



PARAMETER MEASUREMENT INFORMATION

Figure 4. Propagation Delay Time, Signal Input to Signal Output



SCLS511 - JUNE 2003




Figure 5. Switching Time (t_{PZL} , t_{PLZ} , t_{PZH} , t_{PHZ}), Control to Signal Output



SCLS511 - JUNE 2003

PARAMETER MEASUREMENT INFORMATION




Figure 6. Frequency Response (Switch On)




Figure 7. Crosstalk Between Any Two Switches





Figure 8. Crosstalk (Control Input – Switch Output)



SCLS511 - JUNE 2003

PARAMETER MEASUREMENT INFORMATION








Figure 10. Sine-Wave Distortion



18-Jul-2006

PACKAGING INFORMATION

TEXAS TRUMENTS www.ti.com

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74AHC4066D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC4066DBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC4066DBRE4	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC4066DE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC4066DGVR	ACTIVE	TVSOP	DGV	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC4066DGVRE4	ACTIVE	TVSOP	DGV	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC4066DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC4066DRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC4066N	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74AHC4066NE4	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74AHC4066NSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC4066NSRE4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC4066PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC4066PWE4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC4066PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC4066PWRE4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC4066RGYR	ACTIVE	QFN	RGY	14	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
SN74AHC4066RGYRG4	ACTIVE	QFN	RGY	14	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and



package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.

Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.

E. Reference JEDEC MS-012 variation AB.





È Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.

F. Package complies to JEDEC MO-241 variation BA.





THERMAL PAD MECHANICAL DATA


RGY (S-PQFP-N14)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground plane or special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.





NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2007, Texas Instruments Incorporated