


## DUAL INTELLIGENT POWER LOW SIDE SWITCH

- DUAL POWER LOW SIDE DRIVER WITH 2 x 5A
- LOW  $R_{DS(ON)}$  TYPICALLY 200m $\Omega$  @  $T_J = 25^\circ\text{C}$
- INTERNAL OUTPUT CLAMPING DIODES  $V_{FB}=50\text{V}$  FOR INDUCTIVE RECIRCULATION
- LIMITED OUTPUT VOLTAGE SLEW RATE FOR LOW EMI
- $\mu\text{P}$  COMPATIBLE ENABLE AND INPUT
- WIDE OPERATING SUPPLY VOLTAGE RANGE 4.5V TO 45V
- REAL TIME DIAGNOSTIC FUNCTIONS
  - OUTPUT SHORTED TO GND
  - OUTPUT SHORTED TO VSS
  - OPEN LOAD
  - LOAD BYPASS
  - OVERTEMPERATURE
- DEVICE PROTECTION FUNCTIONS
  - OVERLOAD DISABLE
  - REVERSE BATTERY UP TO -16V @  $V_S$
  - THERMAL SHUTDOWN

### MULTIPOWER BCD TECHNOLOGY




SO20 (12+4+4)

ORDERING NUMBER: L9386MD

### DESCRIPTION


The L9386MD is a monolithic integrated dual low side driver realized in an advanced Multipower-BCD mixed technology. It is especially intended to drive valves in automotive environment. Its inputs are  $\mu\text{P}$  compatible for easy driving. Particular care has been taken to protect the device against failures, to avoid electro-magnetic interferences and to offer extensive real time diagnostic.

### BLOCK DIAGRAM



## L9386MD

### PIN CONNECTION (Top view)



### ABSOLUTE MAXIMUM RATINGS (no damage or latch)

Symbol	Parameter	Value	Unit
$V_{SDC}$	DC supply voltage	-16 to 45	V
$V_{STR}$	Transient supply voltage ( $t \leq 500\text{ms}$ )	60	V
$V_{IN,EN}$	Input voltage ( $  \leq   10\text{mA}  $ )	-1.5 to 6	V
$V_{DDC}$	Diagnostic DC output voltage ( $  \leq   50\text{mA}  $ )	-0.3 to 16	V
$V_{ODC}$	DC output voltage	45	V
$V_{OTR}$	Transient output voltage ( $R_L \geq 4\Omega$ )	60	V
$I_O$	Output load current	internal limited	
$I_{OR}$	Reverse output current limited by load	-4	A
EO	Switch-off energy for inductive loads ( $t_{EO} = 250\mu\text{s}$ , $T = 5\text{ms}$ )	50	mJ
$T_{jEO}$	Junction temperature during switch-off $\sum t = 30\text{min}$	175	$^{\circ}\text{C}$
$T_j$	Junction temperature	-40 to +150	$^{\circ}\text{C}$
$T_a$	Storage temperature	-55 to +150	$^{\circ}\text{C}$

### THERMAL DATA

Symbol	Parameter	Value	Unit
$T_{jDIS}$	Thermal disable junction temperature threshold	160 to 190	$^{\circ}\text{C}$
$R_{th\ j-pins}$	Thermal resistance junction to pins	14	$^{\circ}\text{C}/\text{W}$

**ELECTRICAL CHARACTERISTICS (Operating Range)** - The electrical characteristics are valid within the below defined operative range, unless otherwise specified.

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
$V_S$	Board supply voltage		4.5	12	32	V
$V_D$	Stabilized diagnostic output voltage		-0.3	5	16	V
$T_j$	Junction Temperature		-40		150	$^{\circ}\text{C}$


## ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Condition	Value T <sub>j</sub>			Unit
			Min.	Typ.	Max.	
I <sub>SSB</sub>	Static standby supply current	b) c) V <sub>EN</sub> = L, V <sub>O</sub> ≤ V <sub>Ouv</sub>		0.73	1.5 15	mA mA
I <sub>S</sub>	DC supply current	b) c) V <sub>EN</sub> = V <sub>IN</sub> = H		1.3	5 15	mA mA
V <sub>DL</sub>	Diagnostic output low voltage	b) I <sub>D</sub> = 2mA c) I <sub>D</sub> = 1mA		0.35	0.5	V
I <sub>DLE</sub>	Diagnostic output leakage current	V <sub>S</sub> = 0V or V <sub>S</sub> = open; V <sub>D</sub> = 5.5V T <sub>j</sub> ≤ 125°C		0.1	2	μA
I <sub>D</sub>	Diagnostic output current capability	V <sub>D</sub> ≤ 16V DIAG = L	2	6	30	mA
V <sub>Ouv</sub>	Open load voltage threshold	V <sub>EN</sub> = X, V <sub>IN</sub> = L	0.51 x V <sub>S</sub>	0.55 x V <sub>S</sub>	0.59 x V <sub>S</sub>	V
ΔV <sub>Ouv1,2</sub>	Open load difference voltage threshold	b) V <sub>EN</sub> = X, V <sub>IN1,2</sub> = L V <sub>S</sub> ≥ V <sub>OC</sub> ≥ V <sub>Ouv</sub> V <sub>OC</sub> = output voltage of other channel c)	V <sub>OC</sub> - 0.9V	V <sub>OC</sub> - 1.25V	V <sub>OC</sub> - 1.6V	V <sup>1)</sup>  V
I <sub>Ouc</sub>	Open load current threshold	a) V <sub>EN</sub> = V <sub>IN</sub> = H c)	100 20	320	480	mA mA
I <sub>Ooc</sub>	Over load current threshold	b)	5	7		A
V <sub>OCL</sub>	Output voltage during clamping	I <sub>OCL</sub> ≥ 100mA	45	52	60	V
S <sub>ON,OFF</sub>	Output (fall, rise) slew rate	a) Fig. 2	200	1500	3200	V/ms
R <sub>IO</sub>	Internal output pull down resistor	V <sub>EN</sub> = L	10	20	40	KΩ
R <sub>DSON</sub>	Output on resistance	V <sub>S</sub> > 9.5V I <sub>O</sub> = 2A T <sub>j</sub> = 25°C T <sub>j</sub> = 150°C		200	300 500	mΩ mΩ
V <sub>(EN,IN)L</sub>	Logic input low voltage	I <sub>EN, IN</sub>   ≤ 10mA b) c)	-1.5 -1.5		1 0.5	V V
V <sub>(EN,IN)H</sub>	Logic input high voltage		2.2		5.5	V
V <sub>(EN,IN)hys</sub>	Logic input hysteresis		0.2	0.4	1	V
I <sub>EN</sub>	Enable input sink current	1V ≤ V <sub>EN</sub> ≤ 5.5V	10	30	60	μA
I <sub>IN</sub>	Logic input sink current	1V ≤ V <sub>IN</sub> ≤ 5.5V	40	95	180	μA
t <sub>D ON</sub>	Output delay ON time	a) Fig. 2		4	25	μs
t <sub>D OFF</sub>	Output delay OFF time	a) Fig. 2	5	15	30	μs
t <sub>D H-L, Diag.</sub>	Diag. delay output OFF time	a) Fig. 2	5	30	65	μs
t <sub>D IOu</sub>	Diagnostic open load delay time	a) Fig. 4		8	50	μs
t <sub>DOL</sub>	Diagnostic overload delay switch-off time	a) Fig. 1	50	160	300	μs

a) 9V ≤ V<sub>S</sub> ≤ 16V (Nominal operating range)R<sub>L</sub> ≤ 6Ω,  
I<sub>O</sub> ≤ I<sub>Ooc</sub>b) 6.5V ≤ V<sub>S</sub> ≤ 16V (Diagnostic operation range)c) 4.5V ≤ V<sub>S</sub> < 6.5V and 16V < V<sub>S</sub> ≤ 32V (Extended operation range)

1) Limit under evaluation.

**DIAGNOSTIC TABLE** (Operating range:  $4.5V \leq V_S \leq 32V$ )

Conditions		EN	IN	Out	Diag.
Normal function		L	X	off	L
		H	L	off	L
		H	H	on (*)	H
GND short	$VO_{typ} < 0.55V$	L	X	off	H
Load bypass	$\Delta VO_{1,2} \geq 1.25V$	H	L	off	H
Open load	$IO_{typ} < 320mA$	H	H	on (*)	L
$T_j \text{ typ} \geq 175^\circ C$ Oertemperature (**)		X	L	off	H
		X	H	off	L
Latched Over load $IO_{min} > 5A$		X	H	off	L
Reset over load latch		X		D.C.	D.C.

(\*) for  $4.5V \leq V_S < 6.5V$ ,  $IO \leq 2A$  diag. table is valid.

(\*\*) If one diag. status shows the overtemp. recognition, in parallel this output will be switched OFF internally. The corresponding channel should be switched OFF additional by its Input or ENABLE signal, otherwise the overload latch will be set after  $t_{DOL}$  is passed. This behaviour will be related to the overdrop sensing which will be used as over load recognition.

**Figure 1: Diagnostic overload delay time**




Figure 2: Output slope.




Figure 3: Block diagram - Open load voltage detection.





Figure 4: Logic diagram.



**CIRCUIT DESCRIPTION**

The L9386MD is a dual low side driver for inductive loads like valves in automotive environment. The device is enabled by a common CMOS compatible ENABLE high signal. The internal pull down current sources at the ENABLE and INPUT pins protect the device in open input conditions against malfunctions. An output slope limitation for du/dt is implemented to reduce the EMI. An integrated active flyback voltage limitation clamps the output voltage during the flyback phase to 50V.

Each driver is protected against short circuit and thermal overload. In short circuit condition the output will be disabled after a short delay time  $t_{DOL}$  to suppress spikes. This disable is latched until a negative slope occurs at the correspondent input pin. The thermal disable for  $T_J > 175^{\circ}\text{C}$  of the output will be reset if the junction temperature decreases about  $20^{\circ}\text{C}$  below the disable threshold temperature.

For the real time error diagnosis the voltage and the current of the outputs are compared with internal fixed values  $VO_{UV}$  for OFF and  $IO_{UC}$  for ON conditions to recognize open load ( $R_L \geq 20\text{k}\Omega$ ,  $R_L > 38\Omega$ ) in ON and OFF conditions. The diagnostic


operates also in the extended supply voltage range of  $4.5\text{V} \leq V_S \leq 32\text{V}$ .

Also the output voltages  $VO_{1,2}$  are compared against each other in OFF condition with a fixed offset of  $\Delta VO_{UV, 1,2}$  to recognize GND bypasses. To suppress mail  $\Delta VO$  diagnoses during the flyback phases of the compared output, the  $\Delta VO$  diagnostic includes a latch function. Reaching the flyback clamping voltage  $VO_C$  the diagnostic signal is reset by a latch. To activate again this kind of diagnostic a low signal at the correspondent INPUT or the ENABLE pin must occur (see also Fig.3).

The diagnostic output level in connection with different ENABLE and INPUT conditions allows to recognize different fail states, like overtemp, short to VSS, short to GND, bypass to GND and disconnected load (see also page 7 diagnostic table).

The diagnostic output is also protected against short to  $UD_{max}$ . Overstepping the over load current threshold  $IO_o$ , the output current will be limited internally during the diagnostic overload delay switch-off time  $t_{DOL}$ .


**Figure 5:** Application circuit diagram.






DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	2.35		2.65	0.093		0.104
A1	0.1		0.3	0.004		0.012
B	0.33		0.51	0.013		0.020
C	0.23		0.32	0.009		0.013
D	12.6		13	0.496		0.512
E	7.4		7.6	0.291		0.299
e		1.27			0.050	
H	10		10.65	0.394		0.419
h	0.25		0.75	0.010		0.030
L	0.4		1.27	0.016		0.050
K	0° (min.)8° (max.)					

## OUTLINE AND MECHANICAL DATA



### SO20



SO20MEC

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners

© 2003 STMicroelectronics - All rights reserved

**STMicroelectronics GROUP OF COMPANIES**

Australia – Belgium - Brazil - Canada - China – Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States

[www.st.com](http://www.st.com)