

TP3022/TP3023 Monolithic CODECS

General Description


The TP3022 and TP3023 are monolithic PCM CODECS implemented with double-poly CMOS technology. The TP3022 is intended for A-law applications. The TP3023 is intended for μ -law applications.

Each device contains separate D/A and A/D circuitry, all necessary sample and hold capacitors, a precision voltage reference and internal auto-zero circuit. A serial control port allows an external controller to individually assign the PCM input and output ports to one of up to 32 time slots or to place the CODEC into a power-down mode. Alternately, the TP3022/TP3023 may be operated in a fixed time slot mode. Both devices are intended to be used with the TP3040 monolithic PCM filter which provides the input anti-aliasing function for the encoder and smoothes the output of the decoder and corrects for the $\sin x/x$ distortion introduced by the decoder sample and hold output.

Features

- Low operation power—45 mW typical
- Low standby power—1 mW typical
- $\pm 5V$ operation
- TTL compatible digital interface
- Time slot assignment or alternate fixed time slot modes
- Internal precision reference
- Internal sample and hold capacitors
- Internal auto-zero circuit
- TP3022—A-law coding, pin compatible with TP3020
- TP3023— μ -law coding, pin compatible with TP3021
- Synchronous or asynchronous operation

Simplified Block Diagram



TRI-STATE[®] is a registered trademark of National Semiconductor Corp.

Absolute Maximum Ratings

Operating Temperature	- 25°C to + 125°C
Storage Temperature	- 65°C to + 150°C
V _{CC} with Respect to GNDD	7V
V _{CC} with Respect to V _{BB}	14V
V _{BB} with Respect to GNDD	- 7V
Voltage at Any Analog Input or Output	V _{BB} - 0.3V to V _{CC} + 0.3V
Voltage at Any Digital Input or Output	GNDD - 0.3V to V _{CC} + 0.3V
Lead Temperature (Soldering, 10 seconds)	300°C

DC Electrical Characteristics Unless otherwise noted T_A = 0°C to 70°C, V_{CC} = 5.0V ± 5%, V_{BB} = - 5.0V ± 5%. Typical characteristics are specified at V_{CC} = 5.0V, V_{BB} = - 5.0V and T_A = 25°C. All digital signals are referenced to GNDD. All analog signals are referenced to GNDA.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
DIGITAL INTERFACE						
I _I	Input Current	0 < V _{IN} < V _{CC}	- 10		10	μA
V _{IL}	Input Low Voltage				0.6	V
V _{IH}	Input High Voltage		2.2			V
V _{OL}	Output Low Voltage	D _X , I _{OL} = 4.0 mA SIG _R , I _{OL} = 0.5 mA TS _X , I _{OL} = 3.2 mA, Open Drain PDN, I _{OL} = 1.6 mA			0.4 0.4 0.4 0.4	V V V V
V _{OH}	Output High Voltage	D _X , I _{OH} = 6 mA SIG _R , I _{OH} = 0.6 mA	2.4 2.4			V V
ANALOG INTERFACE						
Z _I	V _{F_X} Input Impedance when Sampling	Resistance in Series with Approximately 70 pF	2.0			kΩ
Z _O	Output Impedance at V _{F_R}	- 3.1V < V _{F_R} < 3.1V		10	20	Ω
V _{OS}	Output Offset Voltage at V _{F_R}	D _R = PCM Zero Code (TP3023) or Alternating ± 1 Code (TP3022)	- 25		25	mV
I _{IN}	Analog Input Bias Current	V _{IN} = 0V	- 0.1		0.1	μA
R1 × C1	DC Blocking Time Constant		4.0			ms
C1	DC Blocking Capacitor		0.1			μF
R1	Input Bias Resistor				160	kΩ
POWER DISSIPATION						
I _{CC0}	Standby Current, V _{CC}			0.1	0.4	mA
I _{BB0}	Standby Current, V _{BB}			0.03	0.1	mA
I _{CC1}	Operating Current, V _{CC}			4.5	8.0	mA
I _{BB1}	Operating Current, V _{BB}			4.5	8.0	mA

AC Electrical Characteristics

Unless otherwise noted, the analog input is a 0 dBm0, 1.02 kHz sine wave. The digital input is a PCM bit stream generated by passing a 0 dBm0, 1.02 kHz sine wave through an ideal encoder. All output levels are sin x/x corrected.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
	Absolute Level	The nominal 0 dBm0 levels for the TP3022 and TP3023 are 1.525 Vrms and 1.520 Vrms respectively for the decoder and 1.560 Vrms and 1.555 Vrms respectively for the encoder. This corresponds to a loop gain of -0.2 dB. All gain measurements for the encode and decode portions of the TP3022/TP3023 are based on these nominal levels after the necessary sin x/x corrections are made.				
G _{RA}	Receive Gain, Absolute	T = 25°C, V _{CC} = 5V, V _{BB} = -5V	-0.175		0.175	dB
G _{RAT}	Absolute Receive Gain Variation with Temperature	T = 0°C to 70°C	-0.05		0.05	dB
G _{RAV}	Absolute Receive Gain	V _{CC} = 5V ± 5%	-0.07		0.07	dB
G _{XA}	Transmit Gain, Absolute	T = 25°C, V _{CC} = 5V, V _{BB} = -5V	-0.175		0.175	dB
G _{XAT}	Absolute Transmit Gain Variation with Temperature	T = 0°C to 70°C	-0.05		0.05	dB
G _{XAV}	Absolute Transmit Gain Variation with Supply Voltage	V _{CC} = 5V ± 5%, V _{BB} = -5V ± 5%	-0.07		0.07	dB
G _{RAL}	Absolute Receive Gain Variation with Level	CCITT Method 2 Relative to -10 dBm0 0 dBm0 to 3 dBm0 -40 dBm0 to 0 dBm0 -50 dBm0 to -40 dBm0 -55 dBm0 to -50 dBm0	-0.3 -0.2 -0.4 -1.0		0.3 0.2 0.4 1.0	dB dB dB dB
G _{XAL}	Absolute Transmit Gain Variation with Level	CCITT Method 2 Relative to -10 dBm0 0 dBm0 to 3 dBm0 -40 dBm0 to 0 dBm0 -50 dBm0 to -40 dBm0 -55 dBm0 to -50 dBm0	-0.3 -0.2 -0.4 -1.0		0.3 0.2 0.4 1.0	dB dB dB dB
S/D _R	Receive Signal to Distortion Ratio	Sinusoidal Test Method Input Level -30 dBm0 to 0 dBm0 -40 dBm0 -45 dBm0	35 29 25			dBc dBc dBc
S/D _X	Transmit Signal to Distortion Ratio	Sinusoidal Test Method Input Level -30 dBm0 to 0 dBm0 -40 dBm0 -45 dBm0	35 29 25			dBc dBc dBc
N _R	Receive Idle Channel Noise	D _R = Steady State PCM Code			6	dBrc0
N _X	Transmit Idle Channel Noise	TP3023, V _{Fx} = 0V TP3022, V _{Fx} = 0V			13 -66*	dBrc0 dBm0p
HD _R	Receive Harmonic Distortion	2nd or 3rd Harmonic			-47	dB
HD _X	Transmit Harmonic Distortion	2nd or 3rd Harmonic			-47	dB

AC Electrical Characteristics (Continued) Unless otherwise noted, the analog input is a 0 dBm0, 1.02 kHz sine wave. The digital input is a PCM bit stream generated by passing a 0 dBm0, 1.02 kHz sine wave through an ideal encoder. All output levels are sin x/x corrected.


Symbol	Parameter	Conditions	Min	Typ	Max	Units
PPSR _X	Positive Power Supply Rejection, Transmit	Input Level = 0V, V _{CC} = 5.0 V _{DC} + 200 mVrms, f = 1.02 kHz	50			dB
PPSR _R	Positive Power Supply Rejection, Receive	D _R = Steady PCM Code, V _{CC} = 5.0 V _{DC} + 200 mVrms, f = 1.02 kHz	40			dB
NPSR _X	Negative Power Supply Rejection, Transmit	Input Level = 0V, V _{BB} = -5.0 V _{DC} + 200 mVrms, f = 1.02 kHz	50			dB
NPSR _R	Negative Power Supply Rejection, Receive	D _R = Steady PCM Code, V _{BB} = -5.0 V _{DC} + 200 mVrms, f = 1.02 kHz	45			dB
CT _{XR}	Transmit to Receive Crosstalk	D _R = Steady PCM Code			-75	dB
CT _{RX}	Receive to Transmit Crosstalk	Transmit Input Level = 0V TP3023 TP3022			-70 -65*	dB dB

* Theoretical worst-case for a perfectly zeroed encoder with alternating sign bit, due to the decoding law.


Timing Specifications Unless otherwise noted, T_A = 0°C to 70°C, V_{CC} = 5.0 ± 5%, V_{BB} = -5.0 ± 5%. All digital signals are referenced to GNDD and measured at V_{IL} and V_{IH} levels as indicated in the Timing Waveforms.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
t _{PC}	Period of Clock	CLK _C , CLK _R , CLK _X	485			ns
t _{RC} , t _{FC}	Rise and Fall Time of Clock	CLK _C , CLK _R , CLK _X			30	ns
t _{WCH}	Width of Clock High	CLK _C , CLK _R , CLK _X	165			ns
t _{WCL}	Width of Clock Low	CLK _C , CLK _R , CLK _X	165			ns
t _{A/D}	A/D Conversion Time	From End of Encoder Time Slot to Completion of Conversion			16	Time Slots
t _{D/A}	D/A Conversion Time	From End of Decoder Time Slot to Transition of V _{FR}			2	Time Slots
t _{SDC}	Set-Up Time, D _C to CLK _C		100			ns
t _{HDC}	Hold Time, CLK _C to DC		100			ns
t _{SFC}	Set-Up Time, FS _X or CLK _X		100			ns
t _{HFX}	Hold Time, CLK _X to FS _X		100			ns
t _{DZX}	Delay Time to Enable D _X on TS Entry	C _L = 150 pF			125	ns
t _{DDX}	Delay Time, CLK _X to D _X	C _L = 150 pF			125	ns
t _{DXZ}	Delay Time, D _X to High Impedance State on TS Exit	C _L = 0 pF	50		165	ns
t _{DTSL}	Delay to \overline{TS}_X Low	0 ≤ C _L ≤ 150 pF	30		185	ns
t _{DTSH}	Delay to \overline{TS}_X Off	C _L = 0 pF	30		185	ns
t _{SSX}	Set-Up Time, SIG _X to CLK _X		100			ns
t _{Hsx}	Hold Time, CLK _X to SIG _X		100			ns
t _{SFR}	Set-Up Time, FS _R to CLK _R		100			ns
t _{HFR}	Hold Time, CLK _R to FS _R		100			ns
t _{SDR}	Set-Up Time, D _R to CLK _R		40			ns
t _{HDR}	Hold Time, CLK _R to D _R		30			ns
t _{DSR}	Delay Time, CLK _R to SIG _R	C _L = 100 pF			300	ns


Timing Waveforms




TL/H/5228-2




TL/H/5228-3



TL/H/5228-4





TL/H/5228-5



TL/H/5228-6

Connection Diagrams



Description of Pin Functions

TP3022

Pin No.	Name	Function
1	SC1	Internally connected to GNDA.
2	SC2	Connects VF _x to an external sample/hold capacitor if fitted for use with pin-compatible NMOS CODECS. Ensures gain compatibility.
3	VF _x	Analog input to the encoder. This signal will be sampled at the end of the encoder time slot and the resulting PCM code will be shifted out during the subsequent encode time slot.
4	NC	Unused
5	GNDA	Analog ground. All analog signals are referenced to this pin.
6	NC	Unused
7	NC	Unused
8	D _R	Serial PCM data input to the decoder. During the decoder time slot, PCM data is shifted into D _R , most significant bit first, on the falling edge of CLK _R .
9	PDN	TTL output level which goes high when the CODEC is in the power-down mode. May be used to power-down other circuits associated with the PCM channel. Can be wire ANDed with other PDN outputs.
10	V _{F_R}	Analog output from the decoder. The decoder sample and hold amplifier is updated approximately 15 μs after the end of the decode time slot.
11	NC	Unused
12	NC	Unused

TP3022 (Continued)

Pin No.	Name	Function
13	GNDD	Digital ground. All digital levels are referenced to this pin.
14	D _x	Serial PCM TRI-STATE [®] output from the encoder. During the encoder time slot, the PCM code for the previous sample of VF _x is shifted out, most significant bit first, on the rising edge of CLK _x .
15	\overline{TS}_x	Time slot output. This TTL compatible open-drain output pulses low during the encoder time slot. May be used to enable external TRI-STATE [®] bus drivers if highly capacitive loads must be driven. Can be wire ANDed with other \overline{TS}_x outputs.
16	V _{CC}	5V (± 5%) input.
17	CLK _R	Master decoder clock input used to shift in the PCM data on D _R and to operate the decoder sequencer. May operate at 1.536 MHz, 1.544 MHz or 2.048 MHz. May be asynchronous with CLK _x or CLK _C .
18	FS _R	Decoder frame sync pulse. Normally occurring at an 8 kHz rate, this pulse is nominally one CLK _R cycle wide. Extending the width of FS _R to two or more cycles of CLK _R signifies a receive signaling frame.
19	CLK _x	Master encoder clock input used to shift out the PCM data on D _x and to operate the encoder sequencer. May operate at 1.536 MHz, 1.544 MHz or 2.048 MHz. May be asynchronous with CLK _R or CLK _C .

Description of Pin Functions (Continued)

TP3022 (Continued)

Pin No.	Name	Function
20	FS _X	Encoder frame sync pulse. Normally occurring at an 8 kHz rate, this pulse is nominally one CLK _X cycle wide. Extending the width of FS _X to two or more cycles of CLK _X signifies a transmit signaling frame.
21	NC	Unused
22	V _{BB}	- 5V (± 5%) input.
23	D _C	Serial control data input. Serial data on D _C is shifted into the CODEC on the falling edge of CLK _C . In the fixed time slot mode, D _C doubles as a power-down input.
24	CLK _C	Control clock input used to shift serial control data into D _C . CLK _C must pulse 8 times during a period of time less than or equal to one frame time, although the 8 pulses may overlap a frame boundary. CLK _C need not be synchronous with CLK _X or CLK _R . Connecting CLK _C continuously high places the TP3022 into the fixed time slot mode.

TP3023

Pin No.	Name	Function
1	SC1	Internally connected to GNDA.
2	SC2	Connects VF _X to an external sample/hold capacitor if fitted for use with pin-compatible NMOS CODECs. Ensures gain compatibility.
3	VF _X	Analog input to the encoder. This signal will be sampled at the end of the encoder time slot and the resulting PCM code will be shifted out during the subsequent encode time slot.
4	NC	Unused
5	GNDA	Analog ground. All analog signals are referenced to this pin.
6	NC	Unused
7	D _R	Serial PCM data input to the decoder. During the decoder time slot, PCM data is shifted into D _R , most significant bit first, on the falling edge of CLK _R .
8	PDN	Open drain output which turns off when the CODEC is in the power-down mode. May be used to power-down other circuits associated with the PCM channel. Can be wire ANDed with other PDN outputs.
9	VF _R	Analog output from the decoder. The decoder sample and hold amplifier is updated approximately 15 μs after the end of the decode time slot.

TP3023 (Continued)

Pin No.	Name	Function
10	NC	Unused
11	NC	Unused
12	GNDD	Digital ground. All digital levels are referenced to this pin.
13	D _X	Serial PCM TRI-STATE [®] output from the encoder. During the encoder time slot, the PCM code for the previous sample of VF _X is shifted out, most significant bit first, on the rising edge of CLK _X .
14	$\overline{\text{TS}}_X$	Time slot output. This TTL compatible open-drain output pulses low during the encoder time slot. May be used to enable external TRI-STATE [®] bus drivers if highly capacitive loads must be driven. Can be wire ANDed with other $\overline{\text{TS}}_X$ outputs.
15	V _{CC}	5V (± 5%) input.
16	CLK _R	Master decoder clock input used to shift in the PCM data on D _R and to operate the decoder sequencer. May operate at 1.536 MHz, 1.544 MHz or 2.048 MHz. May be asynchronous with CLK _X or CLK _C .
17	FS _R	Decoder frame sync pulse. Normally occurring at an 8 kHz rate, this pulse is nominally one CLK _R cycle wide.
18	CLK _X	Master encoder clock input used to shift out the PCM data on D _X and to operate the encoder sequencer. May operate at 1.536 MHz, 1.544 MHz, or 2.048 MHz. May be asynchronous with CLK _R or CLK _C .
19	FS _X	Encoder frame sync pulse. Normally occurring at an 8 kHz rate, this pulse is nominally one CLK _X cycle wide.
20	V _{BB}	- 5V (± 5%) input.
21	D _C	Serial control data input. Serial data on D _C is shifted into the CODEC on the falling edge of CLK _C . In the fixed time slot mode, D _C doubles as a power-down input.
22	CLK _C	Control clock input used to shift serial control data into D _C . CLK _C must pulse 8 times during a period of time less than or equal to one frame time, although the 8 pulses may overlap a frame boundary. CLK _C need not be synchronous with CLK _X or CLK _R . Connecting CLK _C continuously high places the TP3023 into the fixed time slot mode.

Functional Description

POWER-UP

Upon application of power, internal circuitry initializes the CODEC and places it into the power-down mode. No sequencing of 5V or $-5V$ is required. In the power-down mode, all non-essential circuits are deactivated and the TRI-STATE[®] PCM data output D_X is placed in the high impedance state. Once in the power-down mode, the method of activating the TP3022/TP3023 depends on the chosen mode of operation, time slot assignment or fixed time slot.

TIME SLOT ASSIGNMENT MODE

The time slot assignment mode of operation is selected by maintaining CLK_C in a normally low state. The state of the CODEC is updated by pulsing CLK_C eight times within a period of $125\ \mu s$ or less. The falling edge of each clock pulse shifts the data on the D_C input into the CODEC. The first two control bits determine if the subsequent control bits B3–B8 are to specify the time slot for the encoder (B1 = 0), the decoder (B2 = 0) or both (B1 and B2 = 0) or if the CODEC is to be placed into the power-down mode (B1 and B2 = 1). The desired action will take place upon the occurrence of the second frame sync pulse following the first pulse of CLK_C . Assigning a time slot to either the encoder or decoder will automatically power-up the entire CODEC circuit. The D_X output and D_R input, however, will be inhibited for one additional frame to allow the analog circuitry time to stabilize. If separate time slots are to be assigned to the encoder and the decoder, the encoder time slot should be assigned first. This is necessary because up to four frames are required to assign both time slots separately, but only three frames are necessary to activate the D_X output. If the encode time slot has not been updated the PCM data will be outputted during the previously assigned time slot which may now be assigned to another CODEC.

FIXED TIME SLOT MODE

There are several ways in which the TP3022/TP3023 may operate in the fixed time slot mode. The first and easiest method is to leave CLK_C disconnected or to connect CLK_C to V_{CC} . In this situation, D_C behaves as a power-down input. When D_C goes low, both encode and decode time slots are set to one on the second subsequent frame sync pulse. Time slot one corresponds to the eight CLK_X or CLK_R cycles starting one cycle from the nominal leading edge of FS_X or FS_R respectively. As in the time slot assignment mode, the D_X output is inhibited for one additional frame after the circuit is powered up. A logical "1" on D_C powers the CODEC down on the second subsequent FS_X pulse.

A second fixed time slot method is to operate CLK_C continuously. Placing a "1" on D_C will then cause the serial control register to fill up with ones. With B1 and B2 equal to "1" the CODEC will power-down. Placing a "0" on D_C will cause the serial control register to fill up with zeroes, assigning time slot one to both the encoder and decoder and powering up the device. One important restriction with this method of operation is that the rising transition of D_C must occur at least 8 cycles of CLK_C prior to FS_X . If

this restriction is not followed, it is possible that on the frame prior to power-down, the encoder could be assigned to an incorrect time slot (e.g., 1, 3, 7, 15 or 31), resulting in a possible PCM bus conflict.

SERIAL CONTROL PORT

When the TP3022/TP3023 is operated in the time slot assignment mode or the fixed time slot mode with continuous clock, the data on D_C is shifted into the serial control register, bit 1 first. In the time slot assignment mode, depending on B1 and B2, the data in the RCV or XMT time slot registers is updated at the second FS_R or FS_X pulse after the first CLK_C pulse, or the CODEC is powered down. In the continuous clock fixed time slot mode, the CODEC is powered up or down at every second FS_R or FS_X pulse. The control register data is interpreted as follows:

B1	B2	Action				
0	0	Assign time slot to encoder and decoder				
0	1	Assign time slot to encoder				
1	0	Assign time slot to decoder				
1	1	Power-down CODEC				
B3	B4	B5	B6	B7	B8	Time Slot
0	0	0	0	0	0	1
0	0	0	0	0	1	2
0	0	0	0	1	0	3
0	0	0	0	1	1	4
.
.
.
1	1	1	1	1	0	63
1	1	1	1	1	1	64

During the power-down command, bits 3 through 8 are ignored. Note that with 64 possible time slot assignments it is frequently possible to assign a time slot which does not exist. This can be useful to disable an encoder or decoder without powering down the CODEC.

ENCODING DELAY

The encoding process begins immediately at the end of the encode time slot and is concluded no later than 17 time slots later. In normal applications, this PCM data is not shifted out until the next time slot $125\ \mu s$ later, resulting in an encoding delay of $125\ \mu s$. In some applications it is possible to operate the CODEC at a higher frame rate to reduce this delay. With a 2.048 MHz clock, the FS rate could be increased to 15 kHz reducing the delay from $125\ \mu s$ to $67\ \mu s$.

Functional Description (Continued)


DECODING DELAY

The decoding process begins immediately after the end of the decoder time slot. The output of the decoder sample and hold amplifier is updated 28 CLK_R cycles later. The decoding delay is therefore approximately 28 clock cycles plus one half of a frame time or 81 μs for a 1.544 MHz system with an 8 kHz frame rate or 76 μs for a 2.048 MHz system with an 8 kHz frame rate. Again, for some applications the frame rate could be increased to reduce this delay.

TYPICAL APPLICATION

A typical application of the TP3022/TP3023 used in conjunction with the TP3040 PCM filter is shown. The values of resistor R1 and DC blocking capacitor C1, are non-critical. The capacitor value should exceed 0.1 μF, R1 should not exceed 160 kΩ, and the product R1 × C1 should exceed 4 ms.

Typical Application



$$\text{XMT gain} = 20 \times \log \left(\frac{R3 + R2}{R2} \right) + 3 \text{ dB}$$


$$\text{RCV gain} = 20 \times \log \left(\frac{R4}{R4 + R5} \right) \text{ for each power amplifier}$$

The power supply decoupling capacitors should be 0.1 μF. In order to take advantage of the excellent noise performance of the TP3022/TP3023/TP3040, care must be taken in board layout to prevent coupling of digital noise into the sensitive analog lines.


* The external sample/hold capacitor required for use with pin-compatible NMOS CODECs introduces attenuation due to the capacitive divider formed with C1. The SC2 pin connects VF_X to this sample/hold capacitor via a 300Ω resistor to ensure gain compatibility. The TP3022/TP3023 itself does not require an external sample/hold capacitor for proper operation.

TL/H/5228-9

Physical Dimensions (Continued) inches (millimeters)



Cavity Dual-In-Line Package (J)
Order Number TP3023J
NS Package Number J22A



Cavity Dual-In-Line Package (J)
Order Number TP3022J
NS Package Number J24A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
 2900 Semiconductor Drive
 Santa Clara, California 95051
 Tel: (408) 721-5000
 TWX: (910) 339-9240

National Semiconductor GmbH
 Furstenriederstrasse Nr 5
 D8000 Munchen 21
 West Germany
 Tel: (089) 5 60 12-0
 Telex: 522772

NS Japan K.K.
 P.O.B 4152 Shinjuku Center Building
 1-25-1 Nishishinjuku, Shinjuku-ku
 Tokyo 160, Japan
 Tel: (03)349-0811
 Telex: 232-2015 NSCJ-J

National Semiconductor (Hong Kong) Ltd.
 1st Floor,
 Cheung Kong Electronic Bldg,
 4 Hong Yip Street,
 Kwun Tong
 Kowloon, Hong Kong
 Tel.: 3-899235
 Telex: 43866 NSEK HX
 Cable: NATSEMI HX

National Semiconductores Do Brasil Ltda.
 Avda Brigadeiro Faria Lima 830
 8 ANDAR
 01452 Sao Paulo, Brasil
 Tel: 212-1181
 Telex: 1131931 NSBR

NS Electronics Pty. Ltd.
 Cor. Stud Rd. & Mtn. Highway
 Bayswater, Victoria 3153
 Australia
 Tel: 03-729-6333
 Telex: 320096

National does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied; and National reserves the right at any time without notice to change said circuitry.