## Technical Document

- Tools Information
- FAQs
- Application Note
- HA0003E Communicating between the HT48 \& HT46 Series MCUs and the HT93LC46 EEPROM
- HA0004E HT48 \& HT46 MCU UART Software Implementation Method
- HA0005E Controlling the I2C bus with the HT48 \& HT46 MCU Series
- HA0047E An PWM application example using the HT46 series of MCUs


## Features

- Operating voltage: $\mathrm{f}_{\mathrm{SYS}}=4 \mathrm{MHz}: 2.2 \mathrm{~V} \sim 5.5 \mathrm{~V}$ $\mathrm{f}_{\mathrm{sys}}=8 \mathrm{MHz}: 3.3 \mathrm{~V} \sim 5.5 \mathrm{~V}$
- 24 bidirectional I/O lines
- Two external interrupt input
- Two 16-bit programmable timer/event counter with PFD (programmable frequency divider) function
- LCD driver with $41 \times 3$ or $40 \times 4$ segments (logical output option for SEG0~SEG23)
- $8 \mathrm{~K} \times 16$ program memory
- $384 \times 8$ data memory RAM
- Supports PFD for sound generation
- Real Time Clock (RTC)
- 8-bit prescaler for RTC
- Watchdog Timer


## General Description

The HT46R65/HT46C65 are 8-bit, high performance, RISC architecture microcontroller devices specifically designed for A/D product applications that interface directly to analog signals and which require LCD Interface. The mask version HT46C65 is fully pin and functionally compatible with the OTP version HT46R65 device.

The advantages of low power consumption, I/O flexibility, timer functions, oscillator options, multi-channel A/D

- Buzzer output
- On-chip crystal, RC and 32768 Hz crystal oscillator
- HALT function and wake-up feature reduce power consumption
- 16-level subroutine nesting
- 8 channels 10 -bit resolution A/D converter
- 4-channel 8 -bit PWM output shared with 4 I/O lines
- Bit manipulation instruction
- 16-bit table read instruction
- Up to $0.5 \mu$ s instruction cycle with 8 MHz system clock
- 63 powerful instructions
- All instructions in 1 or 2 machine cycles
- Low voltage reset/detector function
- 52-pin QFP, 56 -pin SSOP, 100-pin QFP packages

Converter, Pulse Width Modulation function, HALT and wake-up functions, in addition to a flexible and configurable LCD interface enhance the versatility of these devices to control a wide range of applications requiring analog signal processing and LCD interfacing, such as electronic metering, environmental monitoring, handheld measurement tools, motor driving, etc., for both industrial and home appliance application areas.

## Block Diagram



## Pin Assignment



Note: The 52-pin QFP package does not support the charge pump (C type bias) of the LCD. The LCD bias type must select the R type by option.

## Pin Description

| Pin Name | 1/0 | Options | Description |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { PAO/BZ } \\ & \text { PA1/BZ } \\ & \text { PA2 } \\ & \text { PA3/PFD } \\ & \text { PA4~PA7 } \end{aligned}$ | I/O | Wake-up Pull-high Buzzer PFD | Bidirectional 8-bit input/output port. Each bit can be configured as wake-up input by ROM code option. Software instructions determine the CMOS output or Schmitt trigger input with or without pull-high resistor (determined by pull-high options: bit option). The BZ, $\overline{B Z}$ and PFD are pin-shared with PAO, PA1 and PA3, respectively. |
| PBO/ANO PB1/AN1 PB2/AN2 PB3/AN3 PB4/AN4 PB5/AN5 PB6/AN6 PB7IAN7 | I/O | Pull-high | Bidirectional 8-bit input/output port. Software instructions determine the CMOS output, Schmitt trigger input with or without pull-high resistor (determined by pull-high option: bit option) or A/D input. Once a PB line is selected as an A/D input (by using software control), the I/O function and pull-high resistor are disabled automatically. |
| PDO/PWM0 <br> PD1/PWM1 <br> PD2/PWM2 <br> PD3/PWM3 | I/O | Pull-high PWM | Bidirectional 4-bit input/output port. Software instructions determine the CMOS output, Schmitt trigger input with or without a pull-high resistor (determined by pull-high option: bit option). The PWM0/PWM1/PWM2/PWM3 output function are pin-shared with PD0/PD1/PD2/PD3 (dependent on PWM options). |
| PD4/INT0 PD5/INT1 PD6/TMR0 PD7/TMR1 | I/O | Pull-high | Bidirectional 4-bit input/output port. Software instructions determine the CMOS output, Schmitt trigger input with or without a pull-high resistor (determined by pull-high option: bit option). The $\overline{\mathrm{NT} 0}, \overline{\mathrm{INT1}}, \mathrm{TMR0}$ and TMR1 are pin-shared with PD4/PD5/PD6/PD7. |
| VSS | - | - | Negative power supply, ground |
| VLCD | I | - | LCD power supply |
| VMAX | 1 | - | IC maximum voltage connect to VDD, VLCD or V1 |
| V1, V2, C1, C2 | 1 | - | Voltage pump |
| COM0~COM2 COM3/SEG40 | O | 1/3 or 1/4 Duty | SEG40 can be set as a segment or as a common output driver for LCD panel by options. COM0~COM2 are outputs for LCD panel plate. |
| SEG0~SEG39 | 0 | Logical Output | LCD driver outputs for LCD panel segments. SEG0~SEG23 can be optioned as logical outputs. |
| $\begin{aligned} & \text { OSC1 } \\ & \text { OSC2 } \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | Crystal or RC | OSC1 and OSC2 are connected to an RC network or a crystal (by options) for the internal system clock. In the case of RC operation, OSC2 is the output terminal for $1 / 4$ system clock. The system clock may come from the RTC oscillator. If the system clock comes from RTCOSC, these two pins can be floating. |
| $\begin{aligned} & \text { OSC3 } \\ & \text { OSC4 } \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | RTC or System Clock | Real time clock oscillators. OSC3 and OSC4 are connected to a 32768 Hz crystal oscillator for timing purposes or to a system clock source (depending on the options). No built-in capacitor |
| VDD | - | - | Positive power supply |
| $\overline{\text { RES }}$ | 1 | - | Schmitt trigger reset input, active low |

## Absolute Maximum Ratings

| Supply Voltage | $\mathrm{V}_{\mathrm{ss}}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+6.0 \mathrm{~V}$ | Storage Temperature ......................... $-50^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: |
| Input Voltage. | . $\mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ | Operating Temperature....................... $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

## D.C. Characteristics <br> $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Test Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $V_{\text {D }}$ | Conditions |  |  |  |  |
| $V_{\text {DD }}$ | Operating Voltage | - | $\mathrm{f}_{\mathrm{SYS}}=4 \mathrm{MHz}$ | 2.2 | - | 5.5 | V |
|  |  | - | $\mathrm{f}_{\mathrm{SYS}}=8 \mathrm{MHz}$ | 3.3 | - | 5.5 | V |
| IDD1 | Operating Current (Crystal OSC, RC OSC) | 3 V | No load, ADC Off, $\mathrm{f}_{\mathrm{SYS}}=4 \mathrm{MHz}$ | - | 1 | 2 | mA |
|  |  | 5 V |  | - | 3 | 5 | mA |
| IDD2 | Operating Current (Crystal OSC, RC OSC) | 5 V | No load, ADC Off, $\mathrm{f}_{\mathrm{SYS}}=8 \mathrm{MHz}$ | - | 4 | 8 | mA |
| IDD3 | Operating Current$\left(\mathrm{f}_{\mathrm{SYS}}=32768 \mathrm{~Hz}\right)$ | 3 V | No load, ADC Off | - | 0.3 | 0.6 | mA |
|  |  | 5 V |  | - | 0.6 | 1 | mA |
| $\mathrm{I}_{\text {STB1 }}$ | Standby Current$\left({ }^{*} f_{S}=\mathrm{T} 1\right)$ | 3 V | No load, system HALT, LCD Off at HALT | - | - | 1 | $\mu \mathrm{A}$ |
|  |  | 5 V |  | - | - | 2 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {STB2 }}$ | Standby Current ( ${ }^{*} \mathrm{f}_{\mathrm{S}}=$ RTC OSC) | 3 V | No load, system HALT, LCD On at HALT, C type | - | 2.5 | 5 | $\mu \mathrm{A}$ |
|  |  | 5 V |  | - | 10 | 20 | $\mu \mathrm{A}$ |
| $I_{\text {STB3 }}$ | Standby Current ( ${ }^{*} \mathrm{f}_{\mathrm{S}}=\mathrm{WDT}$ OSC) | 3 V | No load, system HALT, LCD On at HALT, C type | - | 2 | 5 | $\mu \mathrm{A}$ |
|  |  | 5 V |  | - | 6 | 10 | $\mu \mathrm{A}$ |
| $I_{\text {STB4 }}$ | Standby Current (*f $\mathrm{f}_{\mathrm{S}}=$ RTC OSC) | 3 V | No load, system HALT, LCD On at HALT, $R$ type, $1 / 2$ bias, $V_{L C D}=V_{D D}$ (Low bias current option) | - | 17 | 30 | $\mu \mathrm{A}$ |
|  |  | 5 V |  | - | 34 | 60 | $\mu \mathrm{A}$ |
| $I_{\text {STB5 }}$ | Standby Current (* $\mathrm{f}_{\mathrm{S}}=$ RTC OSC) | 3 V | No load, system HALT, LCD On at HALT, $R$ type, $1 / 3$ bias, $V_{L C D}=V_{D D}$ (Low bias current option) | - | 13 | 25 | $\mu \mathrm{A}$ |
|  |  | 5 V |  | - | 28 | 50 | $\mu \mathrm{A}$ |
| Istb6 | Standby Current ( ${ }^{*} \mathrm{f}_{\mathrm{S}}=\mathrm{WDT}$ OSC) | 3 V | No load, system HALT, LCD On at HALT, $R$ type, $1 / 2$ bias, $V_{L C D}=V_{D D}$ (Low bias current option) | - | 14 | 25 | $\mu \mathrm{A}$ |
|  |  | 5 V |  | - | 26 | 50 | $\mu \mathrm{A}$ |
| IStB7 | Standby Current ( ${ }^{*} \mathrm{f}_{\mathrm{S}}=\mathrm{WDT}$ OSC) | 3 V | No load, system HALT, LCD On at HALT, $R$ type, $1 / 3$ bias, $V_{L C D}=V_{D D}$ (Low bias current option) | - | 10 | 20 | $\mu \mathrm{A}$ |
|  |  | 5 V |  | - | 19 | 40 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL1 }}$ | Input Low Voltage for I/O Ports, TMR0, TMR1, $\overline{\text { INT0 }}$ and $\overline{\text { NT1 }}$ | - | - | 0 | - | $0.3 \mathrm{~V}_{\text {DD }}$ | V |
| $\mathrm{V}_{1+1}$ | Input High Voltage for I/O Ports, TMR0, TMR1, $\overline{\text { INT0 }}$ and $\overline{\text { NT1 }}$ | - | - | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $V_{\text {DD }}$ | V |
| $\mathrm{V}_{\text {IL2 }}$ | Input Low Voltage ( $\overline{\mathrm{RES}}$ ) | - | - | 0 | - | $0.4 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IH} 2}$ | Input High Voltage ( $\overline{\mathrm{RES}}$ ) | - | - | $0.9 \mathrm{~V}_{\mathrm{DD}}$ | - | $V_{D D}$ | V |
| V LVR | Low Voltage Reset Voltage | - | - | 2.7 | 3.0 | 3.3 | V |
| V LVD | Low Voltage Detector Voltage | - | - | 3.0 | 3.3 | 3.6 | V |
| loL1 | I/O Port Segment Logic Output Sink Current | 3 V | $\mathrm{V}_{\mathrm{OL}}=0.1 \mathrm{~V}_{\mathrm{DD}}$ | 6 | 12 | - | mA |
|  |  | 5 V |  | 10 | 25 | - | mA |
| $\mathrm{I}_{\mathrm{OH} 1}$ | I/O Port Segment Logic Output Source Current | 3 V | $\mathrm{V}_{\text {OH }}=0.9 \mathrm{~V}_{\mathrm{DD}}$ | -2 | -4 | - | mA |
|  |  | 5 V |  | -5 | -8 | - | mA |


| Symbol | Parameter | Test Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $V_{\text {DD }}$ | Conditions |  |  |  |  |
| lol2 | LCD Common and Segment Current | 3 V | $\mathrm{V}_{\mathrm{OL}}=0.1 \mathrm{~V}_{\mathrm{DD}}$ | 210 | 420 | - | $\mu \mathrm{A}$ |
|  |  | 5 V |  | 350 | 700 | - | $\mu \mathrm{A}$ |
| $\mathrm{IOH2}$ | LCD Common and Segment Current | 3 V | $\mathrm{V}_{\mathrm{OH}}=0.9 \mathrm{~V}_{\mathrm{DD}}$ | -80 | -160 | - | $\mu \mathrm{A}$ |
|  |  | 5 V |  | -180 | -360 | - | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {PH }}$ | Pull-high Resistance of I/O Ports and $\overline{\mathrm{NNT}}, \overline{\mathrm{INT} 1}$ | 3V | - | 20 | 60 | 100 | $\mathrm{k} \Omega$ |
|  |  | 5 V | - | 10 | 30 | 50 | k $\Omega$ |
| $\mathrm{V}_{\mathrm{AD}}$ | A/D Input Voltage | - | - | 0 | - | $V_{D D}$ | V |
| $\mathrm{E}_{\text {AD }}$ | A/D Conversion Integral Nonlinearity Error | - | - | - | $\pm 0.5$ | $\pm 1$ | LSB |
| $I_{\text {ADC }}$ | Additional Power Consumption if A/D Converter is Used | 3V | - | - | 0.5 | 1 | mA |
|  |  | 5 V |  | - | 1.5 | 3 | mA |

Note: "*fs" please refer to clock option of Watchdog Timer

## A.C. Characteristics <br> $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\mathrm{DD}}$ | Conditions |  |  |  |  |
| $\mathrm{f}_{\text {SYS1 }}$ | System Clock | - | 2.2V $\sim 5.5 \mathrm{~V}$ | 400 | - | 4000 | kHz |
|  |  | - | $3.3 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | 400 | - | 8000 | kHz |
| $\mathrm{f}_{\text {SYS2 }}$ | System Clock <br> (32768Hz Crystal OSC) | - | 2.2V~5.5V | - | 32768 | - | Hz |
| $\mathrm{f}_{\text {RTCosc }}$ | RTC Frequency | - | - | - | 32768 | - | Hz |
| $\mathrm{f}_{\text {TIMER }}$ | Timer I/P Frequency (TMRO/TMR1) | - | $2.2 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | 0 | - | 4000 | kHz |
|  |  | - | $3.3 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | 0 | - | 8000 | kHz |
| twdtosc | Watchdog Oscillator Period | 3 V | - | 45 | 90 | 180 | $\mu \mathrm{s}$ |
|  |  | 5 V | - | 32 | 65 | 130 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {RES }}$ | External Reset Low Pulse Width | - | - | 1 | - | - | $\mu \mathrm{S}$ |
| ${ }_{\text {tsst }}$ | System Start-up Timer Period | - | Power-up or wake-up from HALT | - | 1024 | - | $\mathrm{t}_{\text {SYs }}$ |
| tLVR | Low Voltage Width to Reset | - | - | 1 | - | - | ms |
| $\mathrm{t}_{\mathrm{NT} \text { t }}$ | Interrupt Pulse Width | - | - | 1 | - | - | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{AD}}$ | A/D Clock Period | - | - | 1 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {ADC }}$ | A/D Conversion Time | - | - | - | 76 | - | $t_{\text {AD }}$ |
| $\mathrm{t}_{\text {ADCS }}$ | A/D Sampling Time | - | - | - | 32 | - | $\mathrm{t}_{\mathrm{AD}}$ |

Note: $\quad \mathrm{t}_{\mathrm{SYS}}=1 / \mathrm{fsYs}$

## Functional Description

## Execution Flow

The system clock is derived from either a crystal or an RC oscillator or a 32768 Hz crystal oscillator. It is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.
Instruction fetching and execution are pipelined in such a way that a fetch takes one instruction cycle while decoding and execution takes the next instruction cycle. The pipelining scheme makes it possible for each instruction to be effectively executed in a cycle. If an instruction changes the value of the program counter, two cycles are required to complete the instruction.

## Program Counter - PC

The program counter (PC) is 13 bits wide and it controls the sequence in which the instructions stored in the program ROM are executed. The contents of the PC can specify a maximum of 8192 addresses.

After accessing a program memory word to fetch an instruction code, the value of the PC is incremented by 1 . The PC then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading a PCL register, a subroutine call, an initial reset, an internal interrupt, an external interrupt, or returning from a subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get a proper instruction; otherwise proceed to the next instruction.


Execution Flow

| Mode | Program Counter |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | *12 | *11 | *10 | *9 | *8 | *7 | * 6 | *5 | *4 | *3 | *2 | *1 | *0 |
| Initial Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| External Interrupt 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| External Interrupt 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| Timer/Event Counter 0 Overflow | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| Timer/Event Counter 1 Overflow | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| Time Base Interrupt | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| RTC Interrupt | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| Skip | Program Counter+2 |  |  |  |  |  |  |  |  |  |  |  |  |
| Loading PCL | *12 | *11 | *10 | *9 | *8 | @7 | @6 | @ 5 | @4 | @3 | @2 | @1 | @0 |
| Jump, Call Branch | \#12 | \#11 | \#10 | \#9 | \#8 | \#7 | \#6 | \#5 | \#4 | \#3 | \#2 | \#1 | \#0 |
| Return from Subroutine | S12 | S11 | S10 | S9 | S8 | S7 | S6 | S5 | S4 | S3 | S2 | S1 | So |

## Program Counter

Note: *12~*0: Program counter bits \#12~\#0: Instruction code bits

S12~S0: Stack register bits
@7~@0: PCL bits

The lower byte of the $\mathrm{PC}(\mathrm{PCL})$ is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination is within 256 locations.

When a control transfer takes place, an additional dummy cycle is required.

## Program Memory - EPROM

The program memory (EPROM) is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into $8192 \times 16$ bits which are addressed by the program counter and table pointer.

Certain locations in the ROM are reserved for special usage:

- Location 000 H

Location 000 H is reserved for program initialization. After chip reset, the program always begins execution at this location.

- Location 004H

Location 004 H is reserved for the external interrupt service program. If the $\overline{\mathrm{INTO}}$ input pin is activated, and the interrupt is enabled, and the stack is not full, the program begins execution at location 004 H .


- Location 008 H

Location 008 H is reserved for the external interrupt service program also. If the $\overline{\mathrm{INT} 1}$ input pin is activated, and the interrupt is enabled, and the stack is not full, the program begins execution at location 008 H .

- Location 00 CH

Location 00 CH is reserved for the Timer/Event Counter 0 interrupt service program. If a timer interrupt results from a Timer/Event Counter 0 overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 00 CH .

- Location 010H

Location 010 H is reserved for the Timer/Event Counter 1 interrupt service program. If a timer interrupt results from a Timer/Event Counter 1 overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 010 H .

- Location 014H

Location 014 H is reserved for the Time Base interrupt service program. If a Time Base interrupt occurs, and the interrupt is enabled, and the stack is not full, the program begins execution at location 014H.

- Location 018H

Location 018 H is reserved for the real time clock interrupt service program. If a real time clock interrupt occurs, and the interrupt is enabled, and the stack is not full, the program begins execution at location 018H.

- Table location

Any location in the ROM can be used as a look-up table. The instructions "TABRDC [m]" (the current page, 1 page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the contents of the higher-order byte to TBLH (Table Higher-order byte register) $(08 \mathrm{H})$. Only the destination of the lower-order byte in the table is well-defined; the other bits of the table word are all transferred to the lower portion of TBLH. The TBLH is read only, and the table pointer (TBLP) is a read/write register ( 07 H ), indicating the table location. Before accessing the table, the location should be placed in TBLP. All the table related instructions require 2 cycles to complete the operation. These areas may function as a normal ROM depending upon the user's requirements.

Program Memory

| Instruction(s) | Table Location |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | *12 | *11 | *10 | *9 | *8 | *7 | *6 | *5 | *4 | *3 | *2 | *1 | *0 |
| TABRDC [m] | P12 | P11 | P10 | P9 | P8 | @7 | @6 | @5 | @4 | @3 | @2 | @1 | @0 |
| TABRDL [m] | 1 | 1 | 1 | 1 | 1 | @7 | @6 | @ 5 | @4 | @3 | @2 | @1 | @0 |

Table Location
Note: *12~*0: Table location bits
P12~P8: Current program counter bits @7~@0: Table pointer bits

## Stack Register - STACK

The stack register is a special part of the memory used to save the contents of the program counter. The stack is organized into 16 levels and is neither part of the data nor part of the program, and is neither readable nor writeable. Its activated level is indexed by a stack pointer (SP) and is neither readable nor writeable. At the start of a subroutine call or an interrupt acknowledgment, the contents of the program counter is pushed onto the stack. At the end of the subroutine or interrupt routine, signaled by a return instruction (RET or RETI), the contents of the program counter is restored to its previous value from the stack. After chip reset, the SP will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag is recorded but the acknowledgment is still inhibited. Once the SP is decremented (by RET or RETI), the interrupt is serviced. This feature prevents stack overflow, allowing the programmer to use the structure easily. Likewise, if the stack is full, and a "CALL" is subsequently executed, a stack overflow occurs and the first entry is lost (only the most recent sixteen return addresses are stored).

## Data Memory - RAM

The data memory (RAM) is designed with $417 \times 8$ bits, and is divided into two functional groups, namely; special function registers $33 \times 8$ bit and general purpose data memory, Bank0: $192 \times 8$ bit and Bank2: $192 \times 8$ bit most of which are readable/writeable, although some are read only. The special function register are overlapped in any banks.
Of the two types of functional groups, the special function registers consist of an Indirect addressing register 0 $(00 \mathrm{H})$, a Memory pointer register 0 (MPO;01H), an Indirect addressing register 1 ( 02 H ), a Memory pointer register 1 ( $\mathrm{MP} 1 ; 03 \mathrm{H}$ ), a Bank pointer ( $\mathrm{BP} ; 04 \mathrm{H}$ ), an Accumulator (ACC;05H), a Program counter lower-order byte register (PCL;06H), a Table pointer (TBLP;07H), a Table higher-order byte register (TBLH;08H), a Real time clock control register (RTCC;09H), a Status register (STATUS;0AH), an Interrupt control register 0 (INTCO;OBH), a Timer/Event Counter 0 (TMROH:OCH; TMROL:ODH), a Timer/Event Counter 0 control register (TMROC;0EH), a Timer/Event Counter 1 (TMR1H:0FH;TMR1L:10H), a Timer/Event Counter 1 control register (TMR1C; 11H), Interrupt control register 1 (INTC1;1EH), PWM data register (PWM0;1AH, PWM1;1BH, PWM2;1CH, PWM3;1DH), the A/D result lower-order byte register (ADRL;24H), the A/D result higher-order byte register (ADRH;25H), the A/D control register (ADCR;26H), the A/D clock setting register (ACSR;27H), I/O registers (PA; 12H, PB; 14 H , PD;18H) and I/O control registers (PAC;13H, PBC;15H, PDC;19H). The remaining space before the 40 H is reserved for future expanded usage and reading these lo-


RAM Mapping
cations will get " 00 H ". The space before 40 H is overlapping in each bank. The general purpose data memory, addressed from 40 H to FFH (Bank0; BP=0 or Bank2; $\mathrm{BP}=2$ ), is used for data and control information under instruction commands. All of the data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and
reset by "SET [m].i" and "CLR [m].i". They are also indirectly accessible through memory pointer registers (MP0;01H/MP1;03H). The space before 40 H is overlapping in each bank.
After first setting up BP to the value of " 01 H " or " 02 H " to access either bank 1 or bank 2 respectively, these banks must then be accessed indirectly using the Memory Pointer MP1. With BP set to a value of either " 01 H " or " 02 H ", using MP1 to indirectly read or write to the data memory areas with addresses from $40 \mathrm{H} \sim \mathrm{FFH}$ will result in operations to either bank 1 or bank 2. Directly addressing the Data Memory will always result in Bank 0 being accessed irrespective of the value of BP.

## Indirect Addressing Register

Location 00 H and 02 H are indirect addressing registers that are not physically implemented. Any read/write operation of $[00 \mathrm{H}]$ and $[\mathrm{O} 2 \mathrm{H}]$ accesses the RAM pointed to by MP0 (01H) and MP1 $(03 \mathrm{H})$ respectively. Reading location 00 H or 02 H indirectly returns the result 00 H . While, writing it indirectly leads to no operation.

The function of data movement between two indirect addressing registers is not supported. The memory pointer registers, MP0 and MP1, are both 8-bit registers used to access the RAM by combining corresponding indirect addressing registers. MPO can only be applied to data memory, while MP1 can be applied to data memory and LCD display memory.

## Accumulator - ACC

The accumulator (ACC) is related to the ALU operations. It is also mapped to location 05 H of the RAM and is capable of operating with immediate data. The data movement between two data memory locations must pass through the ACC.

## Arithmetic and Logic Unit - ALU

This circuit performs 8-bit arithmetic and logic operations and provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ etc.)

The ALU not only saves the results of a data operation but also changes the status register.

## Status Register - STATUS

The status register (OAH) is 8 bits wide and contains, a carry flag (C), an auxiliary carry flag (AC), a zero flag (Z), an overflow flag (OV), a power down flag (PDF), and a watchdog time-out flag (TO). It also records the status information and controls the operation sequence.
Except for the TO and PDF flags, bits in the status register can be altered by instructions similar to other registers. Data written into the status register does not alter the TO or PDF flags. Operations related to the status register, however, may yield different results from those intended. The TO and PDF flags can only be changed by a Watchdog Timer overflow, chip power-up, or clearing the Watchdog Timer and executing the "HALT" instruction. The $Z, O V, A C$, and $C$ flags reflect the status of the latest operations.

On entering the interrupt sequence or executing the subroutine call, the status register will not be automatically pushed onto the stack. If the contents of the status is important, and if the subroutine is likely to corrupt the status register, the programmer should take precautions and save it properly.

| Bit No. | Label | Function |
| :---: | :---: | :--- |
| 0 | C | C is set if an operation results in a carry during an addition operation or if a borrow does not <br> take place during a subtraction operation; otherwise C is cleared. C is also affected by a ro- <br> tate through carry instruction. |
| 1 | AC | AC is set if an operation results in a carry out of the low nibbles in addition or no borrow from <br> the high nibble into the low nibble in subtraction; otherwise AC is cleared. |
| 2 | $Z$ | Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared. |
| 3 | OV | OV is set if an operation results in a carry into the highest-order bit but not a carry out of the <br> highest-order bit, or vice versa; otherwise OV is cleared. |
| 4 | PDF | PDF is cleared by either a system power-up or executing the "CLR WDT" instruction. PDF is <br> set by executing the "HALT" instruction. |
| 5 | TO | TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO <br> is set by a WDT time-out. |
| 6,7 | - | Unused bit, read as "0" |

Status (0AH) Register

## Interrupts

The device provides two external interrupts, two internal timer/event counter interrupts, an internal time base interrupt, and an internal real time clock interrupt. The interrupt control register 0 (INTCO;0BH) and interrupt control register 1 (INTC1;1EH) both contain the interrupt control bits that are used to set the enable/disable status and interrupt request flags.

Once an interrupt subroutine is serviced, other interrupts are all blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may take place during this interval but only the interrupt request flag will be recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC0 or of INTC1 may be set in order to allow interrupt nesting. Once the stack is full, the interrupt request wil not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack should be prevented from becom ing full.

All these interrupts can support a wake-up function. As an interrupt is serviced, a control transfer occurs by pushing the contents of the program counter onto the stack followed by a branch to a subroutine at the specified location in the ROM. Only the contents of the pro gram counter is pushed onto the stack. If the contents of the register or of the status register (STATUS) is altered by the interrupt service program which corrupts the de-
sired control sequence, the contents should be saved in advance.

External interrupts are triggered by a an edge transition of $\overline{\mathrm{INTO}}$ or $\overline{\mathrm{INT} 1}$ (ROM code option: high to low, low to high, low to high or high to low), and the related interrupt request flag (EIF0; bit 4 of INTC0, EIF1; bit 5 of INTC0) is set as well. After the interrupt is enabled, the stack is not full, and the external interrupt is active, a subroutine call to location 04 H or 08 H occurs. The interrupt request flag (EIF0 or EIF1) and EMI bits are all cleared to disable other maskable interrupts.

The internal Timer/Event Counter 0 interrupt is initialized by setting the Timer/Event Counter 0 interrupt request flag (TOF; bit 6 of INTCO), which is normally caused by a timer overflow. After the interrupt is enabled, and the stack is not full, and the TOF bit is set, a subroutine call to location 0CH occurs. The related interrupt request flag (TOF) is reset, and the EMI bit is cleared to disable other maskable interrupts. Timer/Event Counter 1 is operated in the same manner but its related interrupt request flag is T1F (bit 4 of INTC1) and its subroutine call location is 10 H .

The time base interrupt is initialized by setting the time base interrupt request flag (TBF; bit 5 of INTC1), that is caused by a regular time base signal. After the interrupt is enabled, and the stack is not full, and the TBF bit is set, a subroutine call to location 14 H occurs. The related interrupt request flag (TBF) is reset and the EMI bit is cleared to disable further maskable interrupts.

| Bit No. | Label | Function |
| :---: | :---: | :--- |
| 0 | EMI | Control the master (global) interrupt (1=enabled; $0=$ disabled) |
| 1 | EEIO | Control the external interrupt 0 ( $1=$ enabled; $0=$ disabled) |
| 2 | EEI1 | Control the external interrupt 1 ( $1=$ enabled; $0=$ disabled) |
| 3 | ETOI | Control the Timer/Event Counter 0 interrupt (1=enabled; $0=$ disabled) |
| 4 | EIF0 | External interrupt 0 request flag (1=active; $0=$ inactive) |
| 5 | EIF1 | External interrupt 1 request flag (1=active; $0=$ inactive) |
| 6 | TOF | Internal Timer/Event Counter 0 request flag (1=active; $0=$ inactive) |
| 7 | - | For test mode used only. <br> Must be written as "0"; otherwise may result in unpredictable operation. |

INTC0 (0BH) Register

| Bit No. | Label | Function |
| :---: | :---: | :--- |
| 0 | ET1I | Control the Timer/Event Counter 1 interrupt (1=enabled; 0=disabled) |
| 1 | ETBI | Control the time base interrupt (1=enabled; 0:disabled) |
| 2 | ERTI | Control the real time clock interrupt (1=enabled; 0:disabled) |
| 3,7 | - | Unused bit, read as "0" |
| 4 | T1F | Internal Timer/Event Counter 1 request flag (1=active; 0=inactive) |
| 5 | TBF | Time base request flag (1=active; 0=inactive) |
| 6 | RTF | Real time clock request flag (1=active; $0=$ inactive) |

## INTC1 (1EH) Register

The real time clock interrupt is initialized by setting the real time clock interrupt request flag (RTF; bit 6 of INTC1), that is caused by a regular real time clock signal. After the interrupt is enabled, and the stack is not full, and the RTF bit is set, a subroutine call to location 18 H occurs. The related interrupt request flag (RTF) is reset and the EMI bit is cleared to disable further maskable interrupts.

During the execution of an interrupt subroutine, other maskable interrupt acknowledgments are all held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set both to 1 (if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI sets the EMI bit and enables an interrupt service, but RET does not.

Interrupts occurring in the interval between the rising edges of two consecutive T2 pulses are serviced on the latter of the two T2 pulses if the corresponding interrupts are enabled. In the case of simultaneous requests, the priorities in the following table apply. These can be masked by resetting the EMI bit.

| Interrupt Source | Priority | Vector |
| :--- | :---: | :---: |
| External interrupt 0 | 1 | 04 H |
| External interrupt 1 | 2 | 08 H |
| Timer/Event Counter 0 overflow | 3 | 0 CH |
| Timer/Event Counter 1 overflow | 4 | 10 H |
| Time base interrupt | 5 | 14 H |
| Real time clock interrupt | 6 | 18 H |

The Timer/Event Counter 0 interrupt request flag (TOF), external interrupt 1 request flag (EIF1), external interrupt 0 request flag (EIFO), enable Timer/Event Counter 0 interrupt bit (ETOI), enable external interrupt 1 bit (EEI1), enable external interrupt 0 bit (EEIO), and enable master interrupt bit (EMI) make up of the Interrupt Control register 0 (INTCO) which is located at OBH in the RAM. The real time clock interrupt request flag (RTF), time base interrupt request flag (TBF), Timer/Event Counter 1 interrupt request flag (T1F), enable real time clock interrupt bit (ERTI), and enable time base interrupt bit (ETBI), enable Timer/Event Counter 1 interrupt bit (ET1I) on the other hand, constitute the Interrupt Control
register 1 (INTC1) which is located at 1EH in the RAM. EMI, EEI0, EEI1, ET0I, ET1I, ETBI, and ERTI are all used to control the enable/disable status of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (RTF, TBF, TOF, T1F, EIF1, EIF0) are all set, they remain in the INTC1 or INTCO respectively until the interrupts are serviced or cleared by a software instruction.
It is recommended that a program should not use the "CALL subroutine" within the interrupt subroutine. It's because interrupts often occur in an unpredictable manner or require to be serviced immediately in some applications. During that period, if only one stack is left, and enabling the interrupt is not well controlled, operation of the "call" in the interrupt subroutine may damage the original control sequence.

## Oscillator Configuration

The device provides three oscillator circuits for system clocks, i.e., RC oscillator, crystal oscillator and 32768 Hz crystal oscillator, determined by options. No matter what type of oscillator is selected, the signal is used for the system clock. The HALT mode stops the system oscillator (RC and crystal oscillator only) and ignores external signal in order to conserve power. The 32768 Hz crystal oscillator still runs at HALT mode. If the 32768 Hz crystal oscillator is selected as the system oscillator, the system oscillator is not stopped; but the instruction execution is stopped. Since the 32768 Hz oscillator is also designed for timing purposes, the internal timing (RTC, time base, WDT) operation still runs even if the system enters the HALT mode.

Of the three oscillators, if the RC oscillator is used, an external resistor between OSC1 and VSS is required, and the range of the resistance should be from $30 \mathrm{k} \Omega$ to $750 \mathrm{k} \Omega$. The system clock, divided by 4 , is available on OSC2 with pull-high resistor, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of the oscillation may vary with VDD, temperature, and the chip itself due to process variations. It is therefore, not suitable for timing sensitive operations where accurate oscillator frequency is desired.


Note: $\quad 32768 \mathrm{~Hz}$ crystal enable condition: For WDT clock source or for system clock source.
The external resistor and capacitor components connected to the 32768 Hz crystal are not necessary to provide oscillation. For applications where precise RTC frequencies are essential, these components may be required to provide frequency compensation due to different crystal manufacturing tolerances.

On the other hand, if the crystal oscillator is selected, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator, and no other external components are required. A resonator may be connected between OSC1 and OSC2 to replace the crystal and to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required.

There is another oscillator circuit designed for the real time clock. In this case, only the 32.768 kHz crystal oscillator can be applied. The crystal should be connected between OSC3 and OSC4.

The RTC oscillator circuit can be controlled to oscillate quickly by setting the "QOSC" bit (bit 4 of RTCC). It is recommended to turn on the quick oscillating function upon power on, and then turn it off after 2 seconds.

The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Although the system enters the power down mode, the system clock stops, and the WDT oscillator still works with a period of approximately $65 \mu$ s at 5 V . The WDT oscillator can be disabled by options to conserve power.

## Watchdog Timer - WDT

The WDT clock source is implemented by a dedicated RC oscillator (WDT oscillator) or an instruction clock (system clock/4) or a real time clock oscillator (RTC oscillator). The timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The WDT can be disabled by options. But if the WDT is disabled, all executions related to the WDT lead to no operation.
Once an internal WDT oscillator (RC oscillator with period $65 \mu \mathrm{~s}$ at 5 V normally) is selected, it is divided by $2^{12} \sim 2^{15}$ (by ROM code option to get the WDT time-out period). The minimum period of WDT time-out period is about $300 \mathrm{~ms} \sim 600 \mathrm{~ms}$. This time-out period may vary with temperature, VDD and process variations. By selection the WDT ROM code option, longer time-out periods can be realized. If the WDT time-out is selected $2^{15}$, the maximum time-out period is divided by $2^{15} \sim 2^{16}$ about $2.1 \mathrm{~s} \sim 4.3 \mathrm{~s}$. If the WDT oscillator is disabled, the WDT clock may still come from the instruction clock and operate in the same manner except that in the halt state the WDT may stop counting and lose its protecting purpose. In this situation the logic can only be restarted by exter-
nal logic. If the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT will stop the system clock.

The WDT overflow under normal operation initializes a "chip reset" and sets the status bit "TO". In the HALT mode, the overflow initializes a "warm reset", and only the program counter and SP are reset to zero. To clear the contents of the WDT, there are three methods to be adopted, i.e., external reset (a low level to $\overline{\mathrm{RES}}$ ), software instruction, and a "HALT" instruction. There are two types of software instructions; "CLR WDT" and the other set - "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one type of instruction can be active at a time depending on the options - "CLR WDT" times selection option. If the "CLR WDT" is selected (i.e., CLR WDT times equal one), any execution of the "CLR WDT" instruction clears the WDT. In the case that "CLR WDT1" and "CLR WDT2" are chosen (i.e., CLR WDT times equal two), these two instructions have to be executed to clear the WDT; otherwise, the WDT may reset the chip due to time-out.

## Multi-function Timer

The HT46R65/HT46C65 provides a multi-function timer for the WDT, time base and RTC but with different time-out periods. The multi-function timer consists of an 8-stage divider and a 7-bit prescaler, with the clock source coming from the WDT OSC or RTC OSC or the instruction clock (i.e., system clock divided by 4). The multi-function timer also provides a selectable frequency signal (ranges from $\mathrm{f}_{\mathrm{S}} / 2^{2}$ to $\mathrm{f}_{\mathrm{S}} / 2^{8}$ ) for LCD driver circuits, and a selectable frequency signal (ranging from $\mathrm{f}_{\mathrm{S}} / 2^{2}$ to $\mathrm{f}_{\mathrm{S}} / 2^{9}$ ) for the buzzer output by options. It is recommended to select a nearly 4 kHz signal for the LCD driver circuits to have proper display.

## Time Base

The time base offers a periodic time-out period to generate a regular internal interrupt. Its time-out period ranges from $2^{12} / \mathrm{f}_{\mathrm{S}}$ to $2^{15} / \mathrm{f}_{\mathrm{S}}$ selected by options. If time base time-out occurs, the related interrupt request flag (TBF; bit 5 of INTC1) is set. But if the interrupt is enabled, and the stack is not full, a subroutine call to location 14 H occurs.


Watchdog Timer


Time Base

## Real Time Clock - RTC

The real time clock (RTC) is operated in the same manner as the time base that is used to supply a regular internal interrupt. Its time-out period ranges from $\mathrm{f}_{\mathrm{S}} / 2^{8}$ to $\mathrm{f}_{\mathrm{S}} / 2^{15}$ by software programming. Writing data to RT2, RT1 and RT0 (bit 2, 1, 0 of RTCC;09H) yields various time-out periods. If the RTC time-out occurs, the related interrupt request flag (RTF; bit 6 of INTC1) is set. But if the interrupt is enabled, and the stack is not full, a subroutine call to location 18 H occurs.

| RT2 | RT1 | RT0 | RTC Clock Divided Factor |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $2^{8 *}$ |
| 0 | 0 | 1 | $2^{9 *}$ |
| 0 | 1 | 0 | $2^{10_{*}}$ |
| 0 | 1 | 1 | $2^{11_{*}}$ |
| 1 | 0 | 0 | $2^{12}$ |
| 1 | 0 | 1 | $2^{13}$ |
| 1 | 1 | 0 | $2^{14}$ |
| 1 | 1 | 1 | $2^{15}$ |

Note: * not recommended to be used

## Power Down Operation - HALT

The HALT mode is initialized by the "HALT" instruction and results in the following.

- The system oscillator turns off but the WDT oscillator keeps running (if the WDT oscillator or the real time clock is selected).
- The contents of the on-chip RAM and of the registers remain unchanged.
- The WDT is cleared and start recounting (if the WDT clock source is from the WDT oscillator or the real time clock oscillator).
- All I/O ports maintain their original status.
- The PDF flag is set but the TO flag is cleared.
- LCD driver is still running (if the WDT OSC or RTC OSC is selected).

The system quits the HALT mode by an external reset, an interrupt, an external falling edge signal on port A , or a WDT overflow. An external reset causes device initialization, and the WDT overflow performs a "warm reset". After examining the TO and PDF flags, the reason for chip reset can be determined. The PDF flag is cleared by system power-up or by executing the "CLR WDT" instruction, and is set by executing the "HALT" instruction. On the other hand, the TO flag is set if WDT time-out occurs, and causes a wake-up that only resets the program counter and SP, and leaves the others at their original state.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake up the device by options. Awakening from an I/O port stimulus, the program resumes execution of the next instruction. On the other hand, awakening from an interrupt, two sequence may occur. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program resumes execution at the next instruction. But if the interrupt is enabled, and the stack is not full, the regular interrupt response takes place.

When an interrupt request flag is set before entering the "HALT" status, the system cannot be awakened using that interrupt.

If wake-up events occur, it takes 1024 tsys $^{\text {(system }}$ clock period) to resume normal operation. In other words, a dummy period is inserted after the wake-up. If the wake-up results from an interrupt acknowledgment, the actual interrupt subroutine execution is delayed by more than one cycle. However, if the wake-up results in the next instruction execution, the execution will be performed immediately after the dummy period is finished.
To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT status.


## Reset

There are three ways in which reset may occur.

- $\overline{\mathrm{RES}}$ is reset during normal operation
- $\overline{\mathrm{RES}}$ is reset during HALT
- WDT time-out is reset during normal operation

The WDT time-out during HALT differs from other chip reset conditions, for it can perform a "warm reset" that resets only the program counter and SP and leaves the other circuits at their original state. Some registers remain unaffected during any other reset conditions. Most registers are reset to the "initial condition" once the reset conditions are met. Examining the PDF and TO flags, the program can distinguish between different "chip resets".

| TO | PDF | RESET Conditions |
| :---: | :---: | :--- |
| 0 | 0 | $\overline{R E S}$ reset during power-up |
| $u$ | $u$ | $\overline{R E S}$ reset during normal operation |
| 0 | 1 | $\overline{\text { RES }}$ Wake-up HALT |
| 1 | $u$ | WDT time-out during normal operation |
| 1 | 1 | WDT Wake-up HALT |

Note: "u" stands for unchanged
To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system awakes from the HALT state or during power up. Awaking from the HALT state or system power-up, the SST delay is added.

An extra SST delay is added during the power-up period, and any wake-up from HALT may enable only the SST delay.

The functional unit chip reset status is shown below.

| Program Counter | 000 H |
| :--- | :--- |
| Interrupt | Disabled |
| Prescaler, Divider | Cleared |
| WDT, RTC, <br> Time Base | Cleared. After master reset, <br> WDT starts counting |
| Timer/event Counter | Off |
| Input/output Ports | Input mode |
| Stack Pointer | Points to the top of the stack |



## Reset Circuit

Note: "*" Make the length of the wiring, which is connected to the $\overline{R E S}$ pin as short as possible, to avoid noise interference.


Reset Timing Chart


Reset Configuration

The register states are summarized below:

| Register | Reset (Power On) | WDT Time-out (Normal Operation) | RES Reset <br> (Normal Operation) | RES Reset (HALT) | WDT Time-out (HALT)* |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MP0 | xxxx xxxx | uuuu uuuu | uuuu uuuu | uuuu uuuu | uuuu uuuu |
| MP1 | xxxx xxxx | uuuu uuuu | uuuu uuuu | uuuu uuuu | uuuu uuuu |
| BP | 00000000 | 00000000 | 00000000 | 00000000 | uuuu uuuu |
| ACC | xxxx xxxx | uuuu uuuu | uuuu uuuu | uuuu uuuu | uuuu uuuu |
| Program Counter | 0000H | 0000H | 0000H | 0000H | 0000H |
| TBLP | xxxx xxxx | uuuu uuuu | uuuu uuun | uuuu uuuu | uuuu uuuu |
| TBLH | xxxx xxxx | uuuu uuuu | uuuu uuuu | uuuu uuuu | uuuu uuuu |
| RTCC | --00 0111 | --00 0111 | --00 0111 | --00 0111 | --uu uuuu |
| STATUS | --00 xxxx | --1u uuuu | --uu uuuu | --01 uuuu | --11 uuuu |
| INTCO | -000 0000 | -000 0000 | -000 0000 | -000 0000 | -uuu uuuu |
| TMROH | xxxx xxxx | xxxx xxxx | xxxx xxxx | xxxx xxxx | uuuu uuun |
| TMROL | xxxx xxxx | XXXX XXXX | xxxx xxxx | xxxx xxxx | uuuu uuuu |
| TMR0C | 00-0 1000 | 00-0 1000 | 00-0 1000 | 00-0 1000 | uu-u uuuu |
| TMR1H | xxxx xxxx | xxxx xxxx | xxxx xxxx | xxxx xxxx | uuuu uuuu |
| TMR1L | xxxx xxxx | xxxx xxxx | xxxx xxxx | xxxx xxxx | uuuu uuun |
| TMR1C | 0000 1--- | 0000 1--- | 0000 1--- | 0000 1--- | uuuu u--- |
| PA | 11111111 | 11111111 | 11111111 | 11111111 | uuuu uuuu |
| PAC | 11111111 | 11111111 | 11111111 | 11111111 | uuuu uuuu |
| PB | 11111111 | 11111111 | 11111111 | 11111111 | uuuu uuuu |
| PBC | 11111111 | 11111111 | 11111111 | 11111111 | uuuu uuuu |
| PD | 11111111 | 11111111 | 11111111 | 11111111 | uuuu uuuu |
| PDC | 11111111 | 11111111 | 11111111 | 11111111 | uuun uuuu |
| PWM0 | xxxx xxxx | xxxx xxxx | xxxx xxxx | XXXX XXXX | uuuu uuuu |
| PWM1 | XXXX XXXX | XXXX XXXX | XXXX XXXX | XXXX XXXX | uuuu uuuu |
| PWM2 | XXXX XXXX |  | XXXX Xxxx | XXXX XXXX | uuun uuuu |
| PWM3 | xxxx xxxx | xxxx xxxx | xxxx xxxx | xxxx xxxx | uuuu uuuu |
| INTC1 | -000-000 | -000-000 | -000-000 | -000-000 | -uuu -uuu |
| ADRL | xX------ | xX------ | xX-- ---- | xX------ | uu-- ---- |
| ADRH | xxxx xxxx | xxxx xxxx | xxxx xxxx | XXXX XXXX | uuuu uuuu |
| ADCR | 01000000 | 01000000 | 01000000 | 01000000 | uuuu uuuu |
| ACSR | 1----00 | 1----00 | 1----00 | ------00 | u--- --uu |

Note: "*" stands for warm reset
"u" stands for unchanged
" x " stands for unknown

## Timer/Event Counter

Two timer/event counters (TMR0,TMR1) are implemented in the microcontroller. The Timer/Event Counter 0 contains a 16-bit programmable count-up counter and the clock may come from an external source or an internal clock source. An internal clock source comes from $f_{\text {SYS. }}$. The Timer/Event Counter 1 contains a 16-bit programmable count-up counter and the clock may come from an external source or an internal clock source. An internal clock source comes from f $\mathrm{f}_{\mathrm{SS}} / 4$ or 32768 Hz selected by option. The external clock input allows the user to count external events, measure time intervals or pulse widths, or to generate an accurate time base.

There are six registers related to the Timer/Event Counter 0; TMROH $(0 \mathrm{CH})$, TMROL (ODH), TMROC (OEH) and the Timer/Event Counter 1; TMR1H (OFH), TMR1L $(10 \mathrm{H})$, TMR1C $(11 \mathrm{H})$. Writing TMR0L (TMR1L) will only put the written data to an internal lower-order byte buffer (8-bit) and writing TMROH (TMR1H) will transfer the specified data and the contents of the lower-order byte buffer to TMROH (TMR1H) and TMROL (TMR1L) registers, respectively. The Timer/Event Counter $1 / 0$ preload
register is changed by each writing TMROH (TMR1H) operations. Reading TMROH (TMR1H) will latch the contents of TMROH (TMR1H) and TMROL (TMR1L) counters to the destination and the lower-order byte buffer, respectively. Reading the TMROL (TMR1L) will read the contents of the lower-order byte buffer. The TMR0C (TMR1C) is the Timer/Event Counter 0 (1) control register, which defines the operating mode, counting enable or disable and an active edge.

The T0M0, T0M1 (TMR0C) and T1M0, T1M1 (TMR1C) bits define the operation mode. The event count mode is used to count external events, which means that the clock source is from an external (TMR0, TMR1) pin. The timer mode functions as a normal timer with the clock source coming from the internal selected clock source. Finally, the pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR0, TMR1), and the counting is based on the internal selected clock source.
In the event count or timer mode, the timer/event counter starts counting at the current contents in the timer/event counter and ends at FFFFH. Once an over-


Timer/Event Counter 0


PFD Source Option
flow occurs, the counter is reloaded from the timer/event counter preload register, and generates an interrupt request flag (T0F; bit 6 of INTC0, T1F; bit 4 of INTC1). In the pulse width measurement mode with the values of the T0ON/T1ON and T0E/T1E bits equal to 1, after the TMR0 (TMR1) has received a transient from low to high (or high to low if the T0E/T1E bit is " 0 "), it will start counting until the TMR0 (TMR1) returns to the original level and resets the T0ON/T1ON. The measured result remains in the timer/event counter even if the activated
transient occurs again. In other words, only 1-cycle measurement can be made until the T0ON/T1ON is set. The cycle measurement will re-function as long as it receives further transient pulse. In this operation mode, the timer/event counter begins counting not according to the logic level but to the transient edges. In the case of counter overflows, the counter is reloaded from the timer/event counter register and issues an interrupt request, as in the other two modes, i.e., event and timer modes.

| Bit No. | Label | Function |
| :---: | :---: | :---: |
| $\begin{aligned} & 0 \\ & 1 \\ & 2 \end{aligned}$ | TOPSC0 <br> TOPSC1 <br> TOPSC2 | To define the prescaler stages. TOPSC2, TOPSC1, TOPSC0= 000: $\mathrm{f}_{\mathrm{INT}}=\mathrm{f}_{\mathrm{SYS}}$ 001: $\mathrm{f}_{\mathrm{INT}}=\mathrm{f}_{\mathrm{SYS}} / 2$ <br> 010: $\mathrm{f}_{\mathrm{INT}}=\mathrm{f}_{\mathrm{SYS}} / 4$ <br> 011: $\mathrm{f}_{\mathrm{INT}}=\mathrm{f}_{\mathrm{SYS}} / 8$ <br> 100: $\mathrm{f}_{\mathrm{INT}}=\mathrm{f}_{\mathrm{SYS}} / 16$ <br> 101: $\mathrm{f}_{\mathrm{INT}}=\mathrm{f}_{\mathrm{SYS}} / 32$ <br> 110: $\mathrm{f}_{\mathrm{INT}}=\mathrm{f}_{\mathrm{SYS}} / 64$ <br> 111: $\mathrm{f}_{\mathrm{INT}}=\mathrm{f}_{\mathrm{SYS}} / 128$ |
| 3 | TOE | Defines the TMRO active edge of the timer/event counter: <br> In Event Counter Mode (TOM1,TOM0)=(0,1): <br> 1:count on falling edge; <br> 0 :count on rising edge <br> In Pulse Width measurement mode (TOM1,TOMO)=(1,1): <br> 1: start counting on the rising edge, stop on the falling edge; <br> 0 : start counting on the falling edge, stop on the rising edge |
| 4 | TOON | Enable/disable timer counting ( $0=$ disabled; $1=$ enabled) |
| 5 | - | Unused bit, read as "0" |
| $\begin{aligned} & 6 \\ & 7 \end{aligned}$ | $\begin{aligned} & \text { T0M0 } \\ & \text { T0M1 } \end{aligned}$ | Defines the operating mode TOM1, TOM0= <br> 01= Event count mode (External clock) <br> 10= Timer mode (Internal clock) <br> 11= Pulse Width measurement mode (External clock) <br> $00=$ Unused |

TMROC (0EH) Register

| Bit No. | Label | Function |
| :---: | :---: | :---: |
| 0~2 | - | Unused bit, read as "0" |
| 3 | T1E | Defines the TMR1 active edge of the timer/event counter: <br> In Event Counter Mode (T1M1,T1M0)=(0,1): <br> 1:count on falling edge; <br> 0 :count on rising edge <br> In Pulse Width measurement mode (T1M1,T1M0)=(1,1): <br> 1: start counting on the rising edge, stop on the falling edge; <br> 0 : start counting on the falling edge, stop on the rising edge |
| 4 | T1ON | Enable/disable timer counting ( $0=$ disabled; $1=$ enabled) |
| 5 | T1S | Defines the TMR1 internal clock source ( $0=\mathrm{f}_{\text {SYS }} / 4 ; 1=32768 \mathrm{~Hz}$ ) |
| $\begin{aligned} & 6 \\ & 7 \end{aligned}$ | T1M0 T1M1 | Defines the operating mode T1M1, T1M0= <br> 01= Event count mode (External clock) <br> 10= Timer mode (Internal clock) <br> 11= Pulse Width measurement mode (External clock) <br> $00=$ Unused |

TMR1C (11H) Register

To enable the counting operation, the Timer ON bit (T0ON: bit 4 of TMR0C; T1ON: 4 bit of TMR1C) should be set to 1 . In the pulse width measurement mode, the T00N/T1ON is automatically cleared after the measurement cycle is completed. But in the other two modes, the T00N/T1ON can only be reset by instructions. The overflow of the Timer/Event Counter $0 / 1$ is one of the wake-up sources and can also be applied to a PFD (Programmable Frequency Divider) output at PA3 by options. Only one PFD (PFD0 or PFD1) can be applied to PA3 by options. If PA3 is set as PFD output, there are two types of selections; One is PFD0 as the PFD output, the other is PFD1 as the PFD output. PFD0, PFD1 are the timer overflow signals of the Timer/Event Counter 0, Timer/Event Counter 1 respectively. No matter what the operation mode is, writing a 0 to ETOI or ET1I disables the related interrupt service. When the PFD function is selected, executing "SET [PA]. 3 " instruction to enable PFD output and executing "CLR [PA].3" instruction to disable PFD output.

In the case of timer/event counter OFF condition, writing data to the timer/event counter preload register also reloads that data to the timer/event counter. But if the timer/event counter is turn on, data written to the timer/event counter is kept only in the timer/event counter preload register. The timer/event counter still continues its operation until an overflow occurs.

When the timer/event counter (reading TMR0/TMR1) is read, the clock is blocked to avoid errors, as this may results in a counting error. Blocking of the clock should be taken into account by the programmer. It is strongly recommended to load a desired value into the TMR0/TMR1 register first, before turning on the related timer/event counter, for proper operation since the initial value of TMR0/TMR1 is unknown. Due to the timer/event counter scheme, the programmer should pay special attention on the instruction to enable then disable the timer for the first time, whenever there is a need to use the timer/event counter function, to avoid unpredictable result. After this procedure, the timer/event function can be operated normally.

The bit0~bit2 of the TMROC can be used to define the pre-scaling stages of the internal clock sources of timer/event counter. The definitions are as shown. The overflow signal of timer/event counter can be used to generate the PFD signal. The timer prescaler is also used as the PWM counter.

## Input/Output Ports

There are 24 bidirectional input/output lines in the microcontroller, labeled as PA, PB and PD, which are mapped to the data memory of [12H], [14H] and [18H] respectively. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]" (m=12H, 14H
or 18 H ). For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC, PDC) to control the input/output configuration. With this control register, CMOS output or Schmitt Trigger input with or without pull-high resistor structures can be reconfigured dynamically under software control. To function as an input, the corresponding latch of the control register must write " 1 ". The input source also depends on the control register. If the control register bit is " 1 ", the input will read the pad state. If the control register bit is " 0 ", the contents of the latches will move to the internal bus. The latter is possible in the "read-modify-write" instruction.

For output function, CMOS is the only configuration. These control registers are mapped to locations 13 H , 15 H and 19 H .

After a chip reset, these input/output lines remain at high levels or floating state (depending on pull-high options). Each bit of these input/output latches can be set or cleared by "SET [m].i" and "CLR [m].i" (m=12H, 14H or 18 H ) instructions.
Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A has the capability of waking-up the device.

Each I/O port has a pull-high option. Once the pull-high option is selected, the I/O port has a pull-high resistor, otherwise, there's none. Take note that a non-pull-high I/O port operating in input mode will cause a floating state.

The PA3 is pin-shared with the PFD signal. If the PFD option is selected, the output signal in output mode of PA3 will be the PFD signal generated by timer/event counter overflow signal. The input mode always retain its original functions. Once the PFD option is selected, the PFD output signal is controlled by PA3 data register only. Writing " 1 " to PA3 data register will enable the PFD output function and writing 0 will force the PA3 to remain at " 0 ". The I/O functions of PA3 are shown below.

| I/O <br> Mode | I/P <br> (Normal) | O/P <br> (Normal) | I/P <br> (PFD) | O/P <br> (PFD) |
| :---: | :---: | :---: | :---: | :---: |
| PA3 | Logical <br> Input | Logical <br> Output | Logical <br> Input | PFD <br> (Timer on) |

Note: The PFD frequency is the timer/event counter overflow frequency divided by 2 .

The PA0, PA1, PA3, PD4, PD5, PD6 and PD7 are pin-shared with BZ, $\overline{\mathrm{BZ}}, \mathrm{PFD}, \overline{\mathrm{INTO}}, \overline{\mathrm{INT} 1}$, TMR0 and TMR1 pins respectively.


## Input/Output Ports

The PA0 and PA1 are pin-shared with $B Z$ and $\overline{B Z}$ signal, respectively. If the $B Z / B Z$ option is selected, the output signal in output mode of PA0/PA1 will be the buzzer signal generated by multi-function timer. The input mode always remain in its original function. Once the BZ/BZ option is selected, the buzzer output signal are controlled by the PA0/PA1 data register only.

The I/O function of PA0/PA1 are shown below.

| PA0 I/O | I | I | O | O | O | O | O | O | O | O |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PA1 I/O | I | O | I | I | I | O | O | O | O | O |
| PA0 Mode | X | X | C | B | B | C | B | B | B | B |
| PA1 Mode | X | C | X | X | X | C | C | C | B | B |
| PA0 Data | X | X | D | 0 | 1 | $D_{0}$ | 0 | 1 | 0 | 1 |
| PA1 Data | X | D | X | X | X | D1 | D | D | X | X |
| PA0 Pad Status | I | I | D | 0 | B | $D_{0}$ | 0 | B | 0 | B |
| PA1 Pad Status | I | D | I | I | I | $D_{1}$ | D | D | 0 | B |

Note: "I" input; "O" output
"D, D0, D1" Data
"B" buzzer option, BZ or $\overline{B Z}$
"X" don't care
"C" CMOS output
The PB can also be used as A/D converter inputs. The A/D function will be described later. There is a PWM function shared with PD0/PD1/PD2/PD3. If the PWM function is enabled, the PWM0/PWM1/PWM2/PWM3 signal will appear on PD0/PD1/PD2/PD3 (if PD0/PD1/ PD2/PD3 is operating in output mode). Writing " 1 " to

PD0~PD3 data register will enable the PWM output function and writing " 0 " will force the PD0~PD3 to remain at " 0 ". The I/O functions of PD0/PD1/PD2/PD3 are as shown.

| I/O <br> Mode | I/P <br> (Normal) | O/P <br> (Normal) | I/P <br> (PWM) | O/P <br> (PWM) |
| :---: | :---: | :---: | :---: | :---: |
| PD0~ <br> PD3 | Logical <br> Input | Logical <br> Output | Logical <br> Input | PWM0~ <br> PWM3 |

It is recommended that unused or not bonded out I/O lines should be set as output pins by software instruction to avoid consuming power under input floating state.

The definitions of PFD control signal and PFD output frequency are listed in the following table.

| Timer | Timer <br> Preload <br> Value | PA3 Data <br> Register | PA3 Pad <br> State | PFD <br> Frequency |
| :---: | :---: | :---: | :---: | :---: |
| OFF | X | 0 | 0 | X |
| OFF | X | 1 | U | X |
| ON | N | 0 | 0 | X |
| ON | N | 1 | PFD | $\mathrm{f}_{\mathrm{TMR}} /[2 \times(\mathrm{M}-\mathrm{N})]$ |

Note: "X" stands for unused
"U" stands for unknown
" M " is " 65536 " for PFD0 or PFD1
" N " is preload value for timer/event counter
"fTMR" is input clock frequency for timer/event counter

## PWM

The microcontroller provides 4 channels $(6+2) /(7+1)$ (dependent on options) bits PWM output shared with PD0/PD1/PD2/PD3. The PWM channels have their data registers denoted as PWM0 (1AH), PWM1 (1BH), PWM2 (1CH) and PWM3 (1DH). The frequency source of the PWM counter comes from $\mathrm{f}_{\mathrm{SY}}$. The PWM registers are four 8-bit registers. The waveforms of PWM outputs are as shown. Once the PD0/PD1/PD2/PD3 are selected as the PWM outputs and the output function of PD0/PD1/PD2/PD3 are enabled (PDC.0/PDC.1/ PDC.2/PDC.3="0"), writing "1" to PD0/PD1/PD2/PD3 data register will enable the PWM output function and writing " 0 " will force the PD0/PD1/PD2/PD3 to stay at " 0 ".
A (6+2) bits mode PWM cycle is divided into four modulation cycles (modulation cycle 0~modulation cycle 3). Each modulation cycle has 64 PWM input clock period. In a (6+2) bit PWM function, the contents of the PWM register is divided into two groups. Group 1 of the PWM
register is denoted by DC which is the value of PWM.7~PWM.2. The group 2 is denoted by AC which is the value of PWM.1~PWM.0.

In a (6+2) bits mode PWM cycle, the duty cycle of each modulation cycle is shown in the table.

| Parameter | AC (0~3) | Duty Cycle |
| :---: | :---: | :---: |
| Modulation cycle i <br> $(\mathrm{i}=0 \sim 3)$ | $\mathrm{i}<\mathrm{AC}$ | $\frac{\mathrm{DC}+1}{64}$ |
|  | $\mathrm{i} \geq \mathrm{AC}$ | $\frac{\mathrm{DC}}{64}$ |

A (7+1) bits mode PWM cycle is divided into two modulation cycles (modulation cycle0~modulation cycle 1). Each modulation cycle has 128 PWM input clock period.
In a (7+1) bits PWM function, the contents of the PWM register is divided into two groups. Group 1 of the PWM register is denoted by DC which is the value of PWM.7~PWM.1. The group 2 is denoted by $A C$ which is the value of PWM.0.

(6+2) PWM Mode


## (7+1) PWM Mode

In a (7+1) bits mode PWM cycle, the duty cycle of each modulation cycle is shown in the table.

| Parameter | AC (0~1) | Duty Cycle |
| :---: | :---: | :---: |
| Modulation cycle i <br> $(\mathrm{i}=0 \sim 1)$ | $\mathrm{i}<\mathrm{AC}$ | $\frac{\mathrm{DC}+1}{128}$ |
|  | $\mathrm{i} \geq \mathrm{AC}$ | $\frac{\mathrm{DC}}{128}$ |

The modulation frequency, cycle frequency and cycle duty of the PWM output signal are summarized in the following table.

| PWM <br> Modulation Frequency | PWM <br> Cycle <br> Frequency | PWM <br> Cycle <br> Duty |
| :--- | :---: | :---: |
| $\mathrm{f}_{\mathrm{SYS}} / 64$ for (6+2) bits mode <br> $\mathrm{f}_{\mathrm{SYS}} / 128$ for (7+1) bits mode | $\mathrm{f}_{\mathrm{SYS}} / 256$ | $[\mathrm{PWM}] / 256$ |

## A/D Converter

The 8 channels and 10 bits resolution A/D converter are implemented in this microcontroller. The reference voltage is VDD. The A/D converter contains 4 special registers which are; ADRL (24H), ADRH (25H), ADCR (26H) and ACSR (27H). The ADRH and ADRL are A/D result register higher-order byte and lower-order byte and are read-only. After the A/D conversion is completed, the ADRH and ADRL should be read to get the conversion result data. The ADCR is an A/D converter control register, which defines the A/D channel number, analog channel select, start A/D conversion control bit and the end of $A / D$ conversion flag. If the users want to start an A/D conversion, define PB configuration, select the converted analog channel, and give START bit a rising edge and falling edge $(0 \rightarrow 1 \rightarrow 0)$. At the end of $A / D$ conversion, the EOCB bit is cleared. The ACSR is A/D clock setting register, which is used to select the A/D clock source.

The A/D converter control register is used to control the A/D converter. The bit2~bit0 of the ADCR are used to select an analog input channel. There are a total of eight channels to select. The bit5~bit3 of the ADCR are used
to set PB configurations. PB can be an analog input or as digital I/O line decided by these 3 bits. Once a PB line is selected as an analog input, the I/O functions and pull-high resistor of this I/O line are disabled and the A/D converter circuit is powered-on. The EOCB bit (bit6 of the $A D C R$ ) is end of $A / D$ conversion flag. Check this bit to know when A/D conversion is completed. The START bit of the ADCR is used to begin the conversion of the A/D converter. Giving START bit a rising edge and falling edge means that the A/D conversion has started. In order to ensure that the $A / D$ conversion is completed, the START should remain at " 0 " until the EOCB is cleared to " 0 " (end of A/D conversion).
Bit 7 of the ACSR register is used for test purposes only and must not be used for other purposes by the application program. Bit1 and bit0 of the ACSR register are used to select the A/D clock source.

When the A/D conversion has completed, the A/D interrupt request flag will be set. The EOCB bit is set to "1" when the START bit is set from " 0 " to " 1 ".

Important Note for A/D initialization:
Special care must be taken to initialize the $A / D$ converter each time the Port $B A / D$ channel selection bits are modified, otherwise the EOCB flag may be in an undefined condition. An A/D initialization is implemented by setting the START bit high and then clearing it to zero within 10 instruction cycles of the Port $B$ channel selection bits being modified. Note that if the Port B channel selection bits are all cleared to zero then an $A / D$ initialization is not required.

| Bit No. | Label | Function |
| :---: | :---: | :--- |
|  |  | Selects the A/D converter clock <br> source |
| 0 | ADCSO |  |
| $00=$ system clock/2 |  |  |
| 1 | ADCS1 | 01= system clock/8 <br> $10=$ system clock/32 <br> $11=$ undefined |
| $2 \sim 6$ | - | Unused bit, read as "0" |
| 7 | TEST | For test mode used only |

ACSR (27H) Register

| Bit No. | Label |  |
| :---: | :---: | :--- |
| 0 | ACS0 | Function |
| 1 | ACS1 | Defines the analog channel select. |
| 2 | ACS2 |  |
| 3 | PCR0 | Defines the port B configuration select. If PCR0, PCR1 and PCR2 are all zero, the ADC circuit is |
| 4 | PCR1 | power off to reduce power consumption |
| 5 | PCR2 |  |
|  |  | Indicates end of A/D conversion. ( $0=$ end of A/D conversion $)$ |
| 6 | EOCB | Each time bits 3~5 change state the A/D should be initialized by issuing a START signal, other- |
| 7 | START | Starts the A/D conversion. $(0 \rightarrow 1 \rightarrow 0=$ start; $0 \rightarrow 1=$ Reset A/D converter and set EOCB to "1" $)$ |

ADCR (26H) Register

| PCR2 | PCR1 | PCR0 | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | PB7 | PB6 | PB5 | PB4 | PB3 | PB2 | PB1 | PB0 |
| 0 | 0 | 1 | PB7 | PB6 | PB5 | PB4 | PB3 | PB2 | PB1 | AN0 |
| 0 | 1 | 0 | PB7 | PB6 | PB5 | PB4 | PB3 | PB2 | AN1 | AN0 |
| 0 | 1 | 1 | PB7 | PB6 | PB5 | PB4 | PB3 | AN2 | AN1 | AN0 |
| 1 | 0 | 0 | PB7 | PB6 | PB5 | PB4 | AN3 | AN2 | AN1 | AN0 |
| 1 | 0 | 1 | PB7 | PB6 | PB5 | AN4 | AN3 | AN2 | AN1 | AN0 |
| 1 | 1 | 0 | PB7 | PB6 | AN5 | AN4 | AN3 | AN2 | AN1 | AN0 |
| 1 | 1 | 1 | AN7 | AN6 | AN5 | AN4 | AN3 | AN2 | AN1 | AN0 |

Port B Configuration

| ACS2 | ACS1 | ACS0 | Analog Channel |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | AN0 |
| 0 | 0 | 1 | AN1 |
| 0 | 1 | 0 | AN2 |
| 0 | 1 | 1 | AN3 |
| 1 | 0 | 0 | AN4 |
| 1 | 0 | 1 | AN5 |
| 1 | 1 | 0 | AN6 |
| 1 | 1 | 1 | AN7 |

Analog Input Channel Selection

| Register | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADRL $(24 \mathrm{H})$ | D1 | D0 | - | - | - | - | - | - |
| ADRH $(25 \mathrm{H})$ | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 |

Note: D0~D9 is A/D conversion result data bit LSB~MSB.
ADRL (24H), ADRH (25H) Register

The following programming example illustrates how to setup and implement an $A / D$ conversion. The method of polling the EOCB bit in the ADCR register is used to detect when the conversion cycle is complete.

Example: using EOCB Polling Method to detect end of conversion

| clr | EADI | ; disable ADC interrupt |
| :--- | :--- | :--- |
| mov | a,00000001B |  |
| mov | ACSR,a | ; setup the ACSR register to select $f_{\text {SYS }} / 8$ as the A/D clock |
| mov | a,00100000B | ; setup ADCR register to configure Port PB0~PB3 as A/D inputs |
| mov | ADCR,a | ; and select AN0 to be connected to the A/D converter |
|  | $:$ |  |
|  | $:$ |  |
|  |  | ; As the Port B channel bits have changed the following START |
|  |  |  |

Start_conversion:
clr START
set START
; reset A/D
clr START
; start A/D
Polling_EOC:
sz EOCB
jmp polling_EOC ; continue polling
mov a,ADRH ; read conversion result high byte value from the ADRH register
mov adrh_buffer,a ; save result to user defined memory
mov a,ADRL ; read conversion result low byte value from the ADRL register
mov adrl_buffer,a ; save result to user defined memory
:
:
jmp start_conversion ; start next A/D conversion


Note: A/D clock must be fsys/2, fsys/8 or fsys/32
ADCS=32

A/D Conversion Timing

## LCD Display Memory

The device provides an area of embedded data memory for LCD display. This area is located from 40 H to 68 H of the RAM at Bank 1. Bank pointer (BP; located at 04H of the RAM) is the switch between the RAM and the LCD display memory. When the BP is set as " 1 ", any data written into $40 \mathrm{H} \sim 68 \mathrm{H}$ will effect the LCD display. When the $B P$ is cleared to " 0 " or " 2 ", any data written into $40 \mathrm{H} \sim 68 \mathrm{H}$ means to access the general purpose data memory. The LCD display memory can be read and written to only by indirect addressing mode using MP1. When data is written into the display data area, it is automatically read by the LCD driver which then generates the corresponding LCD driving signals. To turn the display on or off, a " 1 " or a " 0 " is written to the corresponding bit of the display memory, respectively. The figure illustrates the mapping between the display memory and LCD pattern for the device.

## LCD Driver Output

The output number of the device LCD driver can be $41 \times 2$ or $41 \times 3$ or $40 \times 4$ by option (i.e., $1 / 2$ duty, $1 / 3$ duty or

$1 / 4$ duty). The bias type LCD driver can be "R" type or " $C$ " type. If the " $R$ " bias type is selected, no external capacitor is required. If the " C " bias type is selected, a capacitor mounted between C1 and C2 pins is needed. The LCD driver bias voltage can be $1 / 2$ bias or $1 / 3$ bias by option. If $1 / 2$ bias is selected, a capacitor mounted between V2 pin and ground is required. If $1 / 3$ bias is selected, two capacitors are needed for V1 and V2 pins. Refer to application diagram.


Note: $1 / 4$ duty, $1 / 3$ bias, $C$ type: "VA" $3 / 2$ VLCD, "VB" VLCD, "VC" $1 / 2$ VLCD 1/4 duty, $1 / 3$ bias, $R$ type: "VA" VLCD, "VB" 2/3 VLCD, "VC" 1/3 VLCD

LCD Driver Output


Note: "*" Omit the COM2 signal, if the $1 / 2$ duty LCD is used.

## LCD Driver Output (1/3 Duty, $1 / 2$ Bias, R/C Type)

Note: The 52-pin QFP package does not support the charge pump (C type bias) of the LCD. The LCD bias type must select the R type by option

## LCD Segments as Logical Output

The SEG0~SEG23 also can be optioned as logical output, once an LCD segment is optioned as a logical output, the content of bit0 of the related segment address in LCD RAM will appear on the segment.
SEG0~SEG7 and SEG8~SEG15 are together byte optioned as logical output, SEG16~SEG23 are bit individually optioned as logical outputs.

| LCD Type | R Type |  | C Type |  |
| :---: | :---: | :---: | :---: | :---: |
| LCD Bias Type | $1 / 2$ bias | $1 / 3$ bias | $1 / 2$ bias | $1 / 3$ bias |
| $V_{\text {MAX }}$ | If $V_{D D}>V_{\text {LCD }}$, then $V_{\text {MAX }}$ connect to $V_{D D}$, <br> else $V_{M A X}$ connect to $V_{\text {LCD }}$ | If $V_{D D}>\frac{3}{2} V_{\text {LCD }}$, then $V_{M A X}$ connect to $V_{D D}$, <br> else $V_{M A X}$ connect to $V_{1}$ |  |  |

## Low Voltage Reset/Detector Functions

There is a low voltage detector (LVD) and a low voltage reset circuit (LVR) implemented in the microcontroller. These two functions can be enabled/disabled by options. Once the LVD options is enabled, the user can use the RTCC. 3 to enable/disable (1/0) the LVD circuit and read the LVD detector status ( $0 / 1$ ) from RTCC. 5 ; otherwise, the LVD function is disabled.

The RTCC register definitions are listed below.

| Bit No. | Label | Function |
| :---: | :---: | :--- |
| $0 \sim 2$ | RT0~RT2 | 8 to 1 multiplexer control inputs to select the real clock prescaler output |
| 3 | LVDC | LVD enable/disable (1/0) |
| 4 | QOSC | 32768 Hz OSC quick start-up oscillating <br> $0 / 1:$ quickly/slowly start |
| 5 | LVDO | LVD detection output (1/0) <br> $1:$ low voltage detected, read only |
| 6,7 | - | Unused bit, read as "0" |

## RTCC (09H) Register

The LVR has the same effect or function with the external RES signal which performs chip reset. During HALT state, both LVR and LVD are disabled.

The microcontroller provides low voltage reset circuit in order to monitor the supply voltage of the device. If the supply voltage of the device is within the range $0.9 \mathrm{~V} \sim \mathrm{~V}_{\mathrm{LVR}}$, such as changing a battery, the LVR will automatically reset the device internally.

The LVR includes the following specifications:

- The low voltage $\left(0.9 \mathrm{~V} \sim \mathrm{~V}_{\mathrm{LVR}}\right)$ has to remain in their original state to exceed 1 ms . If the low voltage state does not exceed 1 ms , the LVR will ignore it and do not perform a reset function
- The LVR uses the "OR" function with the external RES signal to perform chip reset

The relationship between $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{LVR}}$ is shown below.


Note: $\mathrm{V}_{\text {OPR }}$ is the voltage range for proper chip operation at 4 MHz system clock.


## Low Voltage Reset

Note: *1: To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system clock pulses before entering the normal operation.
*2: Since low voltage state has to be maintained in its original state for over 1 ms , therefore after 1 ms delay, the device enters the reset mode.

## Options

The following shows the options in the device. All these options should be defined in order to ensure proper functioning system.


## Application Circuits



The following table shows the C1, C2 and R1 values corresponding to the different crystal values. (For reference only)

| Crystal or Resonator | $\mathbf{C 1}, \mathbf{C 2}$ | $\mathbf{R 1}$ |
| :--- | :---: | :---: |
| 4 MHz Crystal | 0 pF | $10 \mathrm{k} \Omega$ |
| 4 MHz Resonator | 10 pF | $12 \mathrm{k} \Omega$ |
| 3.58 MHz Crystal | 0 pF | $10 \mathrm{k} \Omega$ |
| 3.58 MHz Resonator | 25 pF | $10 \mathrm{k} \Omega$ |
| 2 MHz Crystal \& Resonator | 25 pF | $10 \mathrm{k} \Omega$ |
| 1 MHz Crystal | 35 pF | $27 \mathrm{k} \Omega$ |
| 480 kHz Resonator | 300 pF | $9.1 \mathrm{k} \Omega$ |
| 455 kHz Resonator | 300 pF | $10 \mathrm{k} \Omega$ |
| 429 kHz Resonator | 300 pF | $10 \mathrm{k} \Omega$ |

The function of the resistor R1 is to ensure that the oscillator will switch off should low voltage conditions occur. Such a low voltage, as mentioned here, is one which is less than the lowest value of the MCU operating voltage. Note however that if the LVR is enabled then R1 can be removed.

Note: The resistance and capacitance for reset circuit should be designed in such a way as to ensure that the VDD is stable and remains within a valid operating voltage range before bringing $\overline{\mathrm{RES}}$ to high.
"*" Make the length of the wiring, which is connected to the $\overline{\text { RES }}$ pin as short as possible, to avoid noise interference.
"VMAX" connect to VDD or VLCD or V1 refer to the table.

| LCD Type | R Type |  | C Type |  |
| :--- | :---: | :---: | :---: | :---: |
| LCD bias type | $1 / 2$ bias $\quad 1 / 3$ bias | $1 / 2$ bias | $1 / 3$ bias |  |
| VMAX | If $V_{D D}>V_{L C D}$, then $V M A X$ connect to $V_{D D}$, <br> else $V M A X$ connect to $V_{L C D}$ | If $V_{D D}>3 / 2 V_{L C D}$, then $V M A X$ connect to $V_{D D}$, <br> else $V M A X$ connect to $V 1$ |  |  |

HT46R65/HT46C65

## Instruction Set Summary

| Mnemonic | Description | Instruction Cycle | Flag Affected |
| :---: | :---: | :---: | :---: |
| Arithmetic |  |  |  |
| ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A, $x$ SUB A,[m] SUBM A,[m] SBC A,[m] SBCM A,[m] DAA [m] | Add data memory to ACC <br> Add ACC to data memory <br> Add immediate data to ACC <br> Add data memory to ACC with carry <br> Add ACC to data memory with carry <br> Subtract immediate data from ACC <br> Subtract data memory from ACC <br> Subtract data memory from ACC with result in data memory <br> Subtract data memory from ACC with carry <br> Subtract data memory from ACC with carry and result in data memory <br> Decimal adjust ACC for addition with result in data memory | $\begin{gathered} 1 \\ 1^{(1)} \\ 1 \\ 1 \\ 1^{(1)} \\ 1 \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1^{(1)} \end{gathered}$ | Z,C,AC,OV <br> Z,C,AC,OV <br> Z,C,AC,OV <br> Z,C,AC,OV <br> Z,C,AC,OV <br> Z,C,AC,OV <br> Z,C,AC,OV <br> Z,C,AC,OV <br> Z,C,AC,OV <br> Z,C,AC,OV <br> C |
| Logic Operation |  |  |  |
| AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A, $x$ XOR A, x CPL [m] CPLA [m] | AND data memory to ACC <br> OR data memory to ACC <br> Exclusive-OR data memory to ACC <br> AND ACC to data memory <br> OR ACC to data memory <br> Exclusive-OR ACC to data memory <br> AND immediate data to ACC <br> OR immediate data to ACC <br> Exclusive-OR immediate data to ACC <br> Complement data memory <br> Complement data memory with result in ACC | $\begin{gathered} 1 \\ 1 \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1 \\ 1 \\ 1 \\ 1^{(1)} \\ 1 \end{gathered}$ | $\begin{aligned} & z \\ & z \\ & z \\ & z \\ & z \\ & z \\ & z \\ & z \\ & z \\ & Z \\ & Z \\ & Z \end{aligned}$ |
| Increment \& Decrement |  |  |  |
| INCA [m] <br> INC [m] <br> DECA [m] <br> DEC [m] | Increment data memory with result in ACC Increment data memory <br> Decrement data memory with result in ACC Decrement data memory | $\begin{gathered} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \end{gathered}$ | $\begin{aligned} & z \\ & z \\ & z \\ & z \end{aligned}$ |
| Rotate |  |  |  |
| RRA [m] <br> RR [m] <br> RRCA [m] <br> RRC [m] <br> RLA [m] <br> RL [m] <br> RLCA [m] <br> RLC [m] | Rotate data memory right with result in ACC <br> Rotate data memory right <br> Rotate data memory right through carry with result in ACC <br> Rotate data memory right through carry <br> Rotate data memory left with result in ACC <br> Rotate data memory left <br> Rotate data memory left through carry with result in ACC <br> Rotate data memory left through carry | $\begin{gathered} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \end{gathered}$ | None <br> None <br> C <br> C <br> None <br> None <br> C <br> C |
| Data Move |  |  |  |
| MOV A, [m] <br> MOV [m],A <br> MOV A, x | Move data memory to ACC Move ACC to data memory Move immediate data to ACC | $\begin{gathered} 1 \\ 1^{(1)} \\ 1 \end{gathered}$ | None <br> None <br> None |
| Bit Operation |  |  |  |
| CLR [m].i <br> SET [m].i | Clear bit of data memory Set bit of data memory | $\begin{aligned} & 1^{(1)} \\ & 1^{(1)} \end{aligned}$ | None None |


| Mnemonic | Description | Instruction Cycle | Flag <br> Affected |
| :---: | :---: | :---: | :---: |
| Branch |  |  |  |
| JMP addr SZ [m] <br> SZA [m] <br> SZ [m].i <br> SNZ [m].i <br> SIZ [m] <br> SDZ [m] <br> SIZA [m] <br> SDZA [m] <br> CALL addr <br> RET <br> RET A, $x$ <br> RETI | Jump unconditionally <br> Skip if data memory is zero <br> Skip if data memory is zero with data movement to ACC <br> Skip if bit i of data memory is zero <br> Skip if bit i of data memory is not zero <br> Skip if increment data memory is zero <br> Skip if decrement data memory is zero <br> Skip if increment data memory is zero with result in ACC <br> Skip if decrement data memory is zero with result in ACC <br> Subroutine call <br> Return from subroutine <br> Return from subroutine and load immediate data to ACC <br> Return from interrupt | $\begin{gathered} 2 \\ 1^{(2)} \\ 1^{(2)} \\ 1^{(2)} \\ 1^{(2)} \\ 1^{(3)} \\ 1^{(3)} \\ 1^{(2)} \\ 1^{(2)} \\ 2 \\ 2 \\ 2 \\ 2 \end{gathered}$ | None <br> None <br> None <br> None <br> None <br> None <br> None <br> None <br> None <br> None <br> None <br> None <br> None |
| Table Read |  |  |  |
| TABRDC [m] TABRDL [m] | Read ROM code (current page) to data memory and TBLH Read ROM code (last page) to data memory and TBLH | $\begin{aligned} & 2^{(1)} \\ & 2^{(1)} \end{aligned}$ | None <br> None |
| Miscellaneous |  |  |  |
| NOP CLR [m] SET [m] CLR WDT CLR WDT1 CLR WDT2 SWAP [m] SWAPA [m] HALT | No operation <br> Clear data memory <br> Set data memory <br> Clear Watchdog Timer <br> Pre-clear Watchdog Timer <br> Pre-clear Watchdog Timer <br> Swap nibbles of data memory <br> Swap nibbles of data memory with result in ACC <br> Enter power down mode | $\begin{gathered} 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1 \\ 1 \\ 1 \\ 1^{(1)} \\ 1 \\ 1 \end{gathered}$ | None None None TO,PDF TO $^{(4)}$, PDF $^{(4)}$ TO $^{(4)}$, PDF $^{(4)}$ None None TO,PDF |

Note: x: Immediate data
m : Data memory address
A: Accumulator
i: 0~7 number of bits
addr: Program memory address
$\checkmark$ : Flag is affected
-: Flag is not affected
${ }^{(1)}$ : If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).
(2): If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.
(3): (1) and ${ }^{(2)}$
${ }^{(4)}$ : The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the CLR WDT1 or CLR WDT2 instruction, the TO and PDF are cleared.
Otherwise the TO and PDF flags remain unchanged.

## Instruction Definition

ADC A,[m]
Description

Operation
Affected flag(s)

## ADCM A,[m]

Description

Operation
Affected flag(s)

ADD A,[m]
Description

Operation
Affected flag(s)

ADD A,x
Description

Operation
Affected flag(s)

## ADDM A,[m]

Description

Operation
Affected flag(s)

Add data memory and carry to the accumulator
The contents of the specified data memory, accumulator and the carry flag are added simultaneously, leaving the result in the accumulator.
$A C C \leftarrow A C C+[m]+C$

| TO | PDF | OV | Z | AC | C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | $\checkmark$ |

Add the accumulator and carry to data memory
The contents of the specified data memory, accumulator and the carry flag are added simultaneously, leaving the result in the specified data memory.
$[\mathrm{m}] \leftarrow \mathrm{ACC}+[\mathrm{m}]+\mathrm{C}$

| TO |  | PDF | OV | Z | AC | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\sqrt{n}$ | $\sqrt{2}$ | $\sqrt{ }$ | $\sqrt{ }$ |  |

Add data memory to the accumulator
The contents of the specified data memory and the accumulator are added. The result is stored in the accumulator.
$\mathrm{ACC} \leftarrow \mathrm{ACC}+[\mathrm{m}]$

| TO |  | PDF | OV | Z | AC |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\sqrt{n}$ | $\sqrt{c}$ | $\sqrt{ }$ | $\sqrt{ }$ |
| - |  |  |  |  |  |

Add immediate data to the accumulator
The contents of the accumulator and the specified data are added, leaving the result in the accumulator.
$\mathrm{ACC} \leftarrow \mathrm{ACC}+\mathrm{x}$

| TO |  | PDF | OV | Z | AC |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\sqrt{2}$ | $\sqrt{c \mid}$ | $\sqrt{ }$ | $\sqrt{ }$ |

Add the accumulator to the data memory
The contents of the specified data memory and the accumulator are added. The result is stored in the data memory
$[\mathrm{m}] \leftarrow \mathrm{ACC}+[\mathrm{m}]$

| TO |  | PDF | OV | Z | AC |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\sqrt{2}$ | $\sqrt{c \mid}$ | $\sqrt{ }$ | $\sqrt{ }$ |

## AND A,[m]

Description

Operation
Affected flag(s)

## AND A,x

Description

Operation
Affected flag(s)

ANDM A,[m]
Description

Operation
Affected flag(s)

CALL addr
Description

Operation

Affected flag(s)

CLR [m]
Description
Operation
Affected flag(s)

Logical AND accumulator with data memory
Data in the accumulator and the specified data memory perform a bitwise logical_AND operation. The result is stored in the accumulator.

ACC $\leftarrow$ ACC "AND" $[m]$

| TO | PDF | OV | Z | AC | C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\vee$ | - | - |

Logical AND immediate data to the accumulator
Data in the accumulator and the specified data perform a bitwise logical_AND operation. The result is stored in the accumulator.

ACC $\leftarrow$ ACC "AND" x

| TO | PDF | OV | Z | AC | C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\vee$ | - | - |

Logical AND data memory with the accumulator
Data in the specified data memory and the accumulator perform a bitwise logical_AND operation. The result is stored in the data memory.
$[\mathrm{m}] \leftarrow$ ACC "AND" $[\mathrm{m}]$

| TO | PDF | OV | Z | AC | C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\vee$ | - | - |

Subroutine call
The instruction unconditionally calls a subroutine located at the indicated address. The program counter increments once to obtain the address of the next instruction, and pushes this onto the stack. The indicated address is then loaded. Program execution continues with the instruction at this address.

Stack $\leftarrow$ Program Counter +1
Program Counter $\leftarrow$ addr

| TO | PDF | OV | Z | AC | C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |

## Clear data memory

The contents of the specified data memory are cleared to 0 .
[m] $\leftarrow \mathrm{OOH}$

| TO | PDF | OV | Z | AC | C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |

CLR [m].i
Description
Operation
Affected flag(s)

CLR WDT
Description

Operation

Affected flag(s)

## CLR WDT1

Description

Operation

Affected flag(s)

## CLR WDT2

Description

Operation

Affected flag(s)

## CPL [m]

Description

Operation
Affected flag(s)

## Clear bit of data memory

The bit $i$ of the specified data memory is cleared to 0 .
$[\mathrm{m}] . \mathrm{i} \leftarrow 0$

| TO | PDF | OV | Z | AC |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C |  |  |  |  |  |
| - | - | - | - | - | - |

Clear Watchdog Timer
The WDT is cleared (clears the WDT). The power down bit (PDF) and time-out bit (TO) are cleared.

WDT $\leftarrow 00 \mathrm{H}$
PDF and $\mathrm{TO} \leftarrow 0$

| TO | PDF | OV | Z | AC | C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | - | - | - | - |

## Preclear Watchdog Timer

Together with CLR WDT2, clears the WDT. PDF and TO are also cleared. Only execution of this instruction without the other preclear instruction just sets the indicated flag which implies this instruction has been executed and the TO and PDF flags remain unchanged.

WDT $\leftarrow 00 \mathrm{H}^{*}$
PDF and $\mathrm{TO} \leftarrow 0^{*}$

| TO | PDF | OV | Z | AC | C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $0^{*}$ | $0^{*}$ | - | - | - | - |

Preclear Watchdog Timer
Together with CLR WDT1, clears the WDT. PDF and TO are also cleared. Only execution of this instruction without the other preclear instruction, sets the indicated flag which implies this instruction has been executed and the TO and PDF flags remain unchanged.

WDT $\leftarrow 00 \mathrm{H}^{*}$
PDF and $\mathrm{TO} \leftarrow 0^{*}$

| TO |  | PDF | OV | Z | AC |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $0^{*}$ | $0^{*}$ | - | - | - | - |

## Complement data memory

Each bit of the specified data memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice-versa.
$[\mathrm{m}] \leftarrow[\overline{\mathrm{m}}]$

| TO |  | PDF | OV | Z |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AC | C |  |  |  |  |
| - | - | - | $V$ | - | - |

CPLA [m]
Description

Operation
Affected flag(s)

## DAA [m]

Description

Operation

Affected flag(s)

DEC [m]
Description
Operation
Affected flag(s)

DECA [m]
Description

Operation
Affected flag(s)

## Complement data memory and place result in the accumulator

Each bit of the specified data memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice-versa. The complemented result is stored in the accumulator and the contents of the data memory remain unchanged.
$\mathrm{ACC} \leftarrow[\overline{\mathrm{m}}]$

| TO |  | PDF | OV | Z | AC |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\sqrt{c \mid}$ | - | - |

## Decimal-Adjust accumulator for addition

The accumulator value is adjusted to the BCD (Binary Coded Decimal) code. The accumulator is divided into two nibbles. Each nibble is adjusted to the BCD code and an internal carry (AC1) will be done if the low nibble of the accumulator is greater than 9 . The BCD adjustment is done by adding 6 to the original value if the original value is greater than 9 or a carry (AC or $C$ ) is set; otherwise the original value remains unchanged. The result is stored in the data memory and only the carry flag (C) may be affected.

If $\mathrm{ACC} .3 \sim A C C .0>9$ or $\mathrm{AC}=1$
then $[\mathrm{m}] .3 \sim[\mathrm{~m}] .0 \leftarrow($ ACC. $3 \sim$ ACC. 0$)+6, A C 1=\overline{\mathrm{AC}}$
else $[\mathrm{m}] .3 \sim[\mathrm{~m}] .0 \leftarrow($ ACC. $3 \sim$ ACC. 0$), \mathrm{AC} 1=0$
and
If $A C C .7 \sim A C C .4+A C 1>9$ or $C=1$
then $[\mathrm{m}] .7 \sim[\mathrm{~m}] .4 \leftarrow \mathrm{ACC} .7 \sim \mathrm{ACC} .4+6+\mathrm{AC} 1, \mathrm{C}=1$
else $[\mathrm{m}] .7 \sim[\mathrm{~m}] .4 \leftarrow$ ACC. $7 \sim \mathrm{ACC} .4+\mathrm{AC} 1, \mathrm{C}=\mathrm{C}$

| TO |  | PDF | OV | Z | AC |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C |  |  |  |  |  |
| - | - | - | - | - | $\sqrt{c \mid}$ |

Decrement data memory
Data in the specified data memory is decremented by 1.
$[\mathrm{m}] \leftarrow[\mathrm{m}]-1$

| TO |  | PDF | OV | Z | AC |
| :---: | :---: | :---: | :---: | :---: | :---: |
| O |  |  |  |  |  |
| - | - | - | $\sqrt{n}$ | - | - |

Decrement data memory and place result in the accumulator
Data in the specified data memory is decremented by 1 , leaving the result in the accumulator. The contents of the data memory remain unchanged.
$A C C \leftarrow[m]-1$

| TO | PDF | OV | Z | AC | C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\sqrt{2}$ | - | - |



MOV A, $x$
Description
Operation
Affected flag(s)

MOV [m],A
Description

Operation
Affected flag(s)

## NOP

Description
Operation
Affected flag(s)

## OR A,[m]

Description

Operation
Affected flag(s)

OR A,x
Description

Operation
Affected flag(s)

## ORM A,[m]

Description

Operation
Affected flag(s)

Move immediate data to the accumulator
The 8-bit data specified by the code is loaded into the accumulator.
ACC $\leftarrow x$

| TO | PDF | OV | Z | AC | C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |

Move the accumulator to data memory
The contents of the accumulator are copied to the specified data memory (one of the data memories).
$[\mathrm{m}] \leftarrow \mathrm{ACC}$

| TO | PDF | OV | Z | AC | C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |

## No operation

No operation is performed. Execution continues with the next instruction.
Program Counter $\leftarrow$ Program Counter +1

| TO | PDF | OV | Z | AC | C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |

## Logical OR accumulator with data memory

Data in the accumulator and the specified data memory (one of the data memories) perform a bitwise logical_OR operation. The result is stored in the accumulator.
$\mathrm{ACC} \leftarrow \mathrm{ACC}$ "OR" $[\mathrm{m}]$

| TO | PDF | OV | Z |  | AC |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | C |  |  |  |  |
| - | - | - | $\vee$ | - | - |

Logical OR immediate data to the accumulator
Data in the accumulator and the specified data perform a bitwise logical_OR operation. The result is stored in the accumulator.
$\mathrm{ACC} \leftarrow \mathrm{ACC}$ " $\mathrm{OR}^{\prime \prime} \mathrm{x}$

| TO | PDF | OV | Z | AC | C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\vee$ | - | - |

Logical OR data memory with the accumulator
Data in the data memory (one of the data memories) and the accumulator perform a bitwise logical_OR operation. The result is stored in the data memory.
$[\mathrm{m}] \leftarrow \mathrm{ACC}$ "OR" $[\mathrm{m}]$

| TO | PDF | OV | Z | AC | C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\vee$ | - | - |



RLC [m]
Description

Operation

Affected flag(s)

RLCA [m]
Description

Operation

Affected flag(s)

RR [m]
Description
Operation

Affected flag(s)

RRA [m]
Description

Operation

Affected flag(s)

RRC [m]
Description

Operation

Affected flag(s)

| TO | PDF | OV | Z | AC | C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | $\vee$ |

## RRCA [m]

Description

Operation

Affected flag(s)

## SBC A,[m]

Description

Operation
Affected flag(s)

## SBCM A,[m]

Description

Operation
Affected flag(s)

## SDZ [m]

Description

Operation
Affected flag(s)

## SDZA [m]

Description

Operation
Affected flag(s)

Rotate right through carry and place result in the accumulator
Data of the specified data memory and the carry flag are rotated 1 bit right. Bit 0 replaces the carry bit and the original carry flag is rotated into the bit 7 position. The rotated result is stored in the accumulator. The contents of the data memory remain unchanged.

```
ACC. \(\mathrm{i} \leftarrow[\mathrm{m}] .(\mathrm{i}+1\) ); [m].i:bit i of the data memory ( \(\mathrm{i}=0 \sim 6\) )
ACC. \(7 \leftarrow\) C
\(\mathrm{C} \leftarrow[\mathrm{m}] .0\)
```

| TO | PDF | OV | Z | AC | C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | $\vee$ |

Subtract data memory and carry from the accumulator
The contents of the specified data memory and the complement of the carry flag are subtracted from the accumulator, leaving the result in the accumulator.
$\mathrm{ACC} \leftarrow \mathrm{ACC}+[\overline{\mathrm{m}}]+\mathrm{C}$

| TO |  | PDF | OV | Z | AC |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C |  |  |  |  |  |
| - | - | $\vee$ | $\vee$ | $\vee$ | $\vee$ |

Subtract data memory and carry from the accumulator
The contents of the specified data memory and the complement of the carry flag are subtracted from the accumulator, leaving the result in the data memory.
$[m] \leftarrow A C C+[\bar{m}]+C$

| TO |  | PDF | OV | Z |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AC | C |  |  |  |  |
| - | - | $\vee$ | $\vee$ | $\vee$ | $\vee$ |

## Skip if decrement data memory is 0

The contents of the specified data memory are decremented by 1 . If the result is 0 , the next instruction is skipped. If the result is 0 , the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).
Skip if $([m]-1)=0,[m] \leftarrow([m]-1)$

| TO | PDF | OV | Z | AC | C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |

## Decrement data memory and place result in ACC, skip if 0

The contents of the specified data memory are decremented by 1 . If the result is 0 , the next instruction is skipped. The result is stored in the accumulator but the data memory remains unchanged. If the result is 0 , the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Skip if $([m]-1)=0, A C C \leftarrow([m]-1)$

| TO | PDF | OV | Z | AC | C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |

## SET [m]

Description
Operation
Affected flag(s)

## SET [m]. i

Description
Operation
Affected flag(s)

SIZ [m]
Description

Operation
Affected flag(s)

## SIZA [m]

Description

Operation
Affected flag(s)

SNZ [m].i
Description

Operation
Affected flag(s)

## Set data memory

Each bit of the specified data memory is set to 1 .
$[\mathrm{m}] \leftarrow \mathrm{FFH}$

| TO | PDF | OV | Z | AC | C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |

Set bit of data memory
Bit $i$ of the specified data memory is set to 1 .
[m]. $\mathrm{i} \leftarrow 1$

| TO | PDF | OV | Z | AC | C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |

Skip if increment data memory is 0
The contents of the specified data memory are incremented by 1 . If the result is 0 , the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction ( 2 cycles). Otherwise proceed with the next instruction (1 cycle).

Skip if $([m]+1)=0,[m] \leftarrow([m]+1)$

| TO | PDF | OV | Z | AC | C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |

Increment data memory and place result in ACC, skip if 0
The contents of the specified data memory are incremented by 1 . If the result is 0 , the next instruction is skipped and the result is stored in the accumulator. The data memory remains unchanged. If the result is 0 , the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction ( 2 cycles). Otherwise proceed with the next instruction (1 cycle).

Skip if $([m]+1)=0, A C C \leftarrow([m]+1)$

| TO | PDF | OV | Z | AC | C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |

Skip if bit $i$ of the data memory is not 0
If bit $i$ of the specified data memory is not 0 , the next instruction is skipped. If bit $i$ of the data memory is not 0 , the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Skip if $[m] . i \neq 0$

| TO | PDF | OV | Z | AC | C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |

## SUB A,[m]

Description

Operation
Affected flag(s)

## SUBM A,[m]

Description

Operation
Affected flag(s)

SUB A, $x$
Description

Operation
Affected flag(s)

## SWAP [m]

Description

Operation
Affected flag(s)

## SWAPA [m]

Description

Operation

Affected flag(s)


XOR A,[m]
Description

Operation
Affected flag(s)

XORM A,[m]
Description

Operation
Affected flag(s)

XOR A,x
Description

Operation
Affected flag(s)

Logical XOR accumulator with data memory
Data in the accumulator and the indicated data memory perform a bitwise logical Exclusive_OR operation and the result is stored in the accumulator.

ACC $\leftarrow A C C$ "XOR" $[m]$

| TO | PDF | OV | Z | AC | C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\vee$ | - | - |

Logical XOR data memory with the accumulator
Data in the indicated data memory and the accumulator perform a bitwise logical Exclusive_OR operation. The result is stored in the data memory. The 0 flag is affected
$[\mathrm{m}] \leftarrow \mathrm{ACC}$ "XOR" $[\mathrm{m}]$

| TO | PDF | OV | Z | AC | C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\vee$ | - | - |

Logical XOR immediate data to the accumulator
Data in the accumulator and the specified data perform a bitwise logical Exclusive_OR operation. The result is stored in the accumulator. The 0 flag is affected.

ACC $\leftarrow A C C$ "XOR" x

| TO | PDF | OV | Z | AC | C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\vee$ | - | - |

## Package Information

## 52-pin QFP (14×14) Outline Dimensions



| Symbol | Dimensions in mm |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Nom. | Max. |
| A | 17.3 | - | 17.5 |
| B | 13.9 | - | 14.1 |
| C | 17.3 | - | 17.5 |
| D | 13.9 | - | 14.1 |
| E | - | 1 | - |
| F | - | 0.4 | - |
| G | 2.5 | - | 3.1 |
| H | - | - | 3.4 |
| J | - | 0.1 | - |
| K | 0.73 | - | 1.03 |
| $\alpha$ | 0.1 | - | 0.2 |
| $0^{\circ}$ | - | $7^{\circ}$ |  |

## 56-pin SSOP (300mil) Outline Dimensions



| Symbol | Dimensions in mil |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Nom. | Max. |
| A | 395 | - | 420 |
| B | 291 | - | 299 |
| C | 8 | - | 12 |
| C $^{\prime}$ | 720 | - | 730 |
| D | 89 | - | 99 |
| E | - | 25 | - |
| F | 4 | - | 10 |
| G | 25 | - | 35 |
| H | 4 | - | 12 |
| $\alpha$ | $0^{\circ}$ | - | $8^{\circ}$ |

100-pin QFP ( $14 \times 20$ ) Outline Dimensions


| Symbol | Dimensions in mm |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Nom. | Max. |
| A | 18.50 | - | 19.20 |
| B | 13.90 | - | 14.10 |
| C | 24.50 | - | 25.20 |
| D | 19.90 | - | 20.10 |
| E | - | 0.65 | - |
| F | - | 0.30 | - |
| G | 2.50 | - | 3.10 |
| H | - | - | 3.40 |
| I | - | 0.10 | - |
| J | 1 | - | 1.40 |
| K | 0.10 | - | 0.20 |
| $\alpha$ | $0^{\circ}$ | - | $7^{\circ}$ |

Holtek Semiconductor Inc. (Headquarters)
No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan
Tel: 886-3-563-1999
Fax: 886-3-563-1189
http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office)
4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan
Tel: 886-2-2655-7070
Fax: 886-2-2655-7373
Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shanghai Sales Office)
7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233
Tel: 021-6485-5560
Fax: 021-6485-0313
http://www.holtek.com.cn

Holtek Semiconductor Inc. (Shenzhen Sales Office)
43F, SEG Plaza, Shen Nan Zhong Road, Shenzhen, China 518031
Tel: 0755-8346-5589
Fax: 0755-8346-5590
ISDN: 0755-8346-5591

Holtek Semiconductor Inc. (Beijing Sales Office)
Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031
Tel: 010-6641-0030, 6641-7751, 6641-7752
Fax: 010-6641-0125

Holmate Semiconductor, Inc. (North America Sales Office)
46712 Fremont Blvd., Fremont, CA 94538
Tel: 510-252-9880
Fax: 510-252-9885
http://www.holmate.com

## Copyright © 2005 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.

