

CMOS LOW VOLTAGE GATE ARRAY

The SLA600L Series is a master slice CMOS gate array developed as a low voltage version of the SLA6000 Series. It covers 500 to 6,200 gates, the gate capacity range that is most demanded in the gate array market. Operating on low voltage, the SLA600L LSI can be applied to portable products. The SLA600L Series incorporates all of the advantages that ordinary gate arrays can provide, such as quick development and high system reliability. Changing the delay value of the SLA6000 Series MSI library enables the user to utilize all macro cells so that an SLA600L gate array system can be designed with the same technique as the SLA6000 Series.

- Eight items cover the wide range of scale from 513 to 6,206 gates.
- Operating voltage 1.8 to 3.5V
- Applicable to portable products
- Input/output CMOS compatible
- Even small orders for LSI will be accepted.
- Speedy development and delivery
- Delay time ($V_{DD} = 3V, T_a = 25^\circ C$) Internal gate 4ns
Input buffer 5 to 8ns
Output buffer 10 to 16ns

[illegible]

ABSOLUTE MAXIMUM RATINGS

(V_{SS}=0V)

Parameter	Symbol	Ratings	Unit
Supply voltage	V _{DD}	- 0.3 to 7.0	V
Input voltage	V _I	- 0.3 to V _{DD} +0.3	V
Output voltage	V _O	- 0.3 to V _{DD} +0.3	V
Storage temperature	T _{stg}	- 65 to 150	°C

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Supply voltage	V _{DD}		1.8	—	3.5	V
Operating temperature	T _{opr}		0	—	70	°C

ELECTRICAL CHARACTERISTICS

(V_{DD} = 3V, T_a = 25°C)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Supply current	I _{DD}	Standby	—	2	—	μA
High level output current	I _{OH}	V _{DD} = 3V	—	2	—	mA
		V _{OH} = V _{DD} - 0.4				
Low level output current	I _{OL}	V _{DD} = 3V	—	4	—	mA
		V _{OL} = V _{SS} + 0.4				
High level input voltage	V _{IH}	V _{DD} = 3V	2.4	—	—	V
Low level input voltage	V _{IL}	V _{DD} = 3V	—	—	0.6	V
Input leakage current	I _{LI}		- 1	—	1	μA


PACKAGE LIST

Type	Pin No.	Pkg.name	SLA605L	SLA608L	SLA614L	SLA617L	SLA627L	SLA633L	SLA643L	SLA662L
Plastic DIP	14pin	C14	A	A						
	16pin	C16	A	A						
	18pin	C18	A	A						
	24pin	C24	A	A	A	A				
	28pin	C28	A	A	A	A	A			
	40pin	C40	A	A	A	A	A	F		
Plastic FP	42pin	C42	A	A	A	A	A	F		
	44pin	F44-2		A	A	A	F			
	46pin	F46-5	A	A	A	A	A	A	A	
	60pin	F60-2	A	A	A	A	A	F		
	60pin	F60-5	A	A	A	A	A	A	A	
	80pin	F80-5			A	A	A	A	A	
Ceramic FP	100pin	F100-5				A	A	A	A	
	148pin	H148						A	A	A
Plastic SOP	24pin	M24	A	A	A					
	28pin	M28-2		A	A					
Plastic shrink Dip	28pin	S28		A						
	42pin	S42								
	64pin	S64			A	A	A			
Ceramic PGA	64pin	P64			A	A	A	A		
	72pin	P72				A	A	A		
	132pin	P132					A	A	A	A
PLCC	44pin	J44	A	A	A	A	A	A	A	
	68pin	J68			A	A	A	A	A	A
	84pin	J84				A	A	A	A	A


A: Available F: Under development

PERFORMANCE CURVES


Output Current




$t_r, t_f - C_L$



Delay Time



GATE ARRAY DESIGN FLOW



NOTE: Values in the properties table are specified as Max or Min according to the comparison on the numerical coordinate.

NOTE: All specification of this device are subject to change without notice.