




1. SCOPE

1.1 Scope. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".

1.2 Part number. The complete part number shall be as shown in the following example:



1.2.1 Device types. The device types shall identify the circuit function as follows:

| Device type | Generic number | Circuit function  |
|-------------|----------------|---|
| 01          | 54FCT373       | Noninverting octal transparent latch, three-state, TTL compatible |
| 02          | 54FCT373A      | Noninverting octal transparent latch, three-state, TTL compatible |

1.2.2 Case outlines. The case outlines shall be as designated in appendix C of MIL-M-38510, and as follows:

| Outline letter | Case outline  |
|----------------|---|
| R              | D-8 (20 lead, 1.060" x .310" x .200"), dual-in-line package           |
| S              | F-9 (20 lead, .540" x .300" x .100"), flat package                    |
| 2              | C-2 (20-terminal, .358" x .358" x .100"), square chip carrier package |

1.3 Absolute maximum ratings.

|  |           |                                  |
|--|-----------|----------------------------------|
| Supply voltage range ( $V_{CC}$ )                      | - - - - - | -0.5 V dc to +6.0 V dc           |
| Input voltage range                                    | - - - - - | -0.5 V dc to $V_{CC} + 0.5$ V dc |
| Output voltage range                                   | - - - - - | -0.5 V dc to $V_{CC} + 0.5$ V dc |
| DC input diode current ( $I_{IK}$ )                    | - - - - - | -20 mA                           |
| DC output diode current ( $I_{OK}$ )                   | - - - - - | -50 mA                           |
| DC output current                                      | - - - - - | ±100 mA                          |
| Maximum power dissipation ( $P_D$ ) 2/                 | - - - - - | 500 mW                           |
| Thermal resistance, junction to case ( $\theta_{JC}$ ) | - - - - - | See MIL-M-38510, appendix C      |
| Storage temperature range                              | - - - - - | -65°C to +150°C                  |
| Junction temperature ( $T_J$ )                         | - - - - - | +175°C                           |
| Lead temperature (soldering, 10 seconds)               | - - - - - | +300°C                           |

1.4 Recommended operating conditions.

|   |           |                        |
|---|-----------|------------------------|
| Supply voltage range ( $V_{CC}$ )             | - - - - - | +4.5 V dc to +5.5 V dc |
| Maximum low level input voltage ( $V_{IL}$ )  | - - - - - | 0.8 V dc               |
| Minimum high level input voltage ( $V_{IH}$ ) | - - - - - | 2.0 V dc               |
| Case operating temperature ( $T_C$ )          | - - - - - | -55°C to +125°C        |

1/ All voltages referenced to GND.

2/ Must withstand the added  $P_D$  due to short circuit test, e.g.,  $I_{OS}$ .

|   |                            |                   |
|---|----------------------------|-------------------|
| <b>STANDARDIZED<br/>MILITARY DRAWING</b><br>DEFENSE ELECTRONICS SUPPLY CENTER<br>DAYTON, OHIO 45444 | SIZE<br><b>A</b>           | 5962-87644        |
|   | REVISION LEVEL<br><b>A</b> | SHEET<br><b>2</b> |

2. APPLICABLE DOCUMENTS

2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.3 Truth table. The truth table shall be as specified on figure 2.

3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.

3.3 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full case operating temperature range.

3.4 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.4 herein.

3.5 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.4. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.

3.6 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.

|   |                  |                     |            |
|---|------------------|---------------------|------------|
| <b>STANDARDIZED<br/>MILITARY DRAWING</b><br>DEFENSE ELECTRONICS SUPPLY CENTER<br>DAYTON, OHIO 45444 | SIZE<br><b>A</b> |                     | 5962-87644 |
|   |                  | REVISION LEVEL<br>A | SHEET<br>3 |

DESC FORM 193A  
SEP 87

U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547

TABLE I. Electrical performance characteristics.

| Test   | Symbol           | Conditions<br>-55°C < T <sub>C</sub> < +125°C<br>V <sub>CC</sub> = 5.0 V <sub>dc</sub> ±10%<br>unless otherwise specified  | Device type               | Group A subgroups | Limits  |                  | Unit   |
|--|------------------|--|---------------------------|-------------------|---------|------------------|--------|
|  |                  |  |                           |                   | Min     | Max              |        |
| High level output voltage                    | V <sub>OH</sub>  | V <sub>CC</sub> = 4.5 V,<br>V <sub>IL</sub> = 0.8 V,<br>V <sub>IH</sub> = 2.0 V  | I <sub>OH</sub> = -300 μA | A11               | 1, 2, 3 | 4.3              | V      |
|  |                  |  | I <sub>OH</sub> = -12 mA  | A11               | 1, 2, 3 | 2.4              |        |
| Low level output voltage                     | V <sub>OL</sub>  | V <sub>CC</sub> = 4.5 V,<br>V <sub>IL</sub> = 0.8 V,<br>V <sub>IH</sub> = 2.0 V  | I <sub>OL</sub> = 300 μA  | A11               | 1, 2, 3 |                  | V      |
|  |                  |  | I <sub>OL</sub> = 32 mA   | A11               | 1, 2, 3 | 0.5              |        |
| Input clamp voltage                          | V <sub>IK</sub>  | V <sub>CC</sub> = 4.5 V, I <sub>IN</sub> = -18 mA  | A11                       | 1, 2, 3           |         | -1.2             | V      |
| High level input current                     | I <sub>IH</sub>  | V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 5.5 V   | A11                       | 1, 2, 3           |         | 5                | μA     |
| Low level input current                      | I <sub>IL</sub>  | V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = GND   | A11                       | 1, 2, 3           |         | -5               | μA     |
| High impedance output current                | I <sub>OZH</sub> | V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 5.5 V   | A11                       | 1, 2, 3           |         | 10               | μA     |
|  |                  |  |                           |                   |         | I <sub>OZL</sub> |        |
| Short circuit output current                 | I <sub>OS</sub>  | V <sub>CC</sub> = 5.5 V <u>1/</u>  | A11                       | 1, 2, 3           | -60     |                  | mA     |
| Quiescent power supply current (CMOS inputs) | I <sub>CCQ</sub> | V <sub>IN</sub> ≤ 0.2 V or V <sub>IN</sub> ≥ 5.3 V<br>V <sub>CC</sub> = 5.5 V, f <sub>I</sub> = 0 MHz  | A11                       | 1, 2, 3           |         | 1.5              | mA     |
| Quiescent power supply current (TTL inputs)  | ΔI <sub>CC</sub> | V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 3.4 V <u>2/</u>   | A11                       | 1, 2, 3           |         | 2.0              | mA     |
| Dynamic power supply current                 | I <sub>CCD</sub> | V <sub>CC</sub> = 5.5 V, $\overline{OE}$ = GND<br>One bit toggling, 50% duty cycle<br>V <sub>IN</sub> > 5.3 V or V <sub>IN</sub> < 0.2 V<br>Outputs open, LE = V <sub>CC</sub> <u>3/</u> | A11                       | 1, 2, 3           |         | 0.25             | mA/MHz |

See footnotes at end of table.

|   |                     |            |
|---|---------------------|------------|
| <b>STANDARDIZED<br/>MILITARY DRAWING</b><br>DEFENSE ELECTRONICS SUPPLY CENTER<br>DAYTON, OHIO 45444 | SIZE<br><b>A</b>    | 5962-87644 |
|   | REVISION LEVEL<br>A | SHEET<br>4 |

DESC FORM 193A  
SEP 87

U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547

TABLE I. Electrical performance characteristics - Continued.

| Test                                  | Symbol                                   | Conditions<br>-55°C < T <sub>C</sub> < +125°C<br>V <sub>CC</sub> = 5.0 V dc ±10%<br>unless otherwise specified                                   | Device type  | Group A subgroups | Limits  |      | Unit |    |
|---------------------------------------|--|--|--|-------------------|---------|------|------|----|
|                                       |  |  |  |                   | Min     | Max  |      |    |
| Total power supply current            | I <sub>CC</sub>                          | V <sub>CC</sub> = 5.5 V<br>outputs open<br>f <sub>I</sub> = 10 MHz<br>50% duty cycle<br>One bit toggling<br>OE = GND, LE = V <sub>CC</sub><br>4/ | V <sub>IN</sub> ≥ 5.3 V,<br>V <sub>IN</sub> ≤ 0.2 V    | A11               | 1, 2, 3 |      | 4.0  | mA |
|                                       |  |  | V <sub>IN</sub> ≥ 3.4 V<br>or<br>V <sub>IN</sub> = GND | A11               | 1, 2, 3 |      | 5.6  | mA |
| Input capacitance                     | C <sub>IN</sub>                          | See 4.3.1c   | A11  | 4                 |         | 10   | pF   |    |
| Output capacitance                    | C <sub>OUT</sub>                         | See 4.3.1c   | A11  | 4                 |         | 12   | pF   |    |
| Functional tests                      |  | See 4.3.1d   | A11  | 7, 8              |         |      |      |    |
| Propagation delay time<br>Dn to On    | t <sub>PLH1</sub> ,<br>t <sub>PHL1</sub> | C <sub>L</sub> = 50 pF ±10%,<br>R <sub>L</sub> = 500Ω ±5%,<br>See figure 4<br>5/   | 01   | 9,10,11           | 1.5     | 8.5  | ns   |    |
|                                       |  |  | 02   |                   | 1.5     | 5.6  |      |    |
| Propagation delay time<br>LE to On    | t <sub>PLH2</sub> ,<br>t <sub>PHL2</sub> |  | 01   | 9,10,11           | 2.0     | 15.0 | ns   |    |
|                                       |  |  | 02   |                   | 2.0     | 9.8  |      |    |
| Output enable time                    | t <sub>PZH</sub> ,<br>t <sub>PZL</sub>   |  | 01   | 9,10,11           | 1.5     | 13.5 | ns   |    |
|                                       |  |  | 02   |                   | 1.5     | 7.5  |      |    |
| Output disable time                   | t <sub>PHZ</sub> ,<br>t <sub>PLZ</sub>   |  | 01   | 9,10,11           | 1.5     | 12.5 | ns   |    |
|                                       |  |  | 02   |                   | 1.5     | 6.5  |      |    |
| Setup time, Dn to<br>(high or low) LE | t <sub>S</sub>                           |  | 01   | 9,10,11           | 2.0     |      | ns   |    |
|                                       |  |  | 02   |                   | 2.0     |      |      |    |
| Hold time, Dn to LE<br>(high or low)  | t <sub>H</sub>                           |  | 01   | 9,10,11           | 3.0     |      | ns   |    |
|                                       |  |  | 02   |                   | 1.5     |      |      |    |
| LE pulse width<br>(high or low)       | t <sub>W</sub>                           |  | 01   | 9,10,11           | 6.0     |      | ns   |    |
|                                       |  |  | 02   |                   | 6.0     |      |      |    |

See footnotes on next page.

|   |                  |                     |            |
|---|------------------|---------------------|------------|
| <b>STANDARDIZED<br/>MILITARY DRAWING</b><br>DEFENSE ELECTRONICS SUPPLY CENTER<br>DAYTON, OHIO 45444 | SIZE<br><b>A</b> |                     | 5962-87644 |
|   |                  | REVISION LEVEL<br>A | SHEET<br>5 |

DESC FORM 193A  
SEP 87

★ U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547

- 1/ Not more than one output should be shorted at one time, and the duration of the short circuit condition should not exceed one second.
- 2/ TTL driven input ( $V_{IN} = 3.4 \text{ V}$ ); all other inputs at  $V_{CC}$  or GND.
- 3/ This parameter is not directly testable, but is derived for use in total power supply calculations.
- 4/  $I_{CC} = I_{CCQ} + (\Delta I_{CC} \times D_H \times N_T) + (I_{CCD} \times f_I \times N_I)$   
 $D_H$  = Duty cycle for TTL inputs high  
 $N_T$  = Number of TTL inputs at  $D_H$   
 $f_I$  = Input frequency in MHz  
 $N_I$  = Number of inputs at  $f_I$
- 5/ The minimum limits are guaranteed, if not tested, to the limits specified in table I.

3.7 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).

3.8 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

#### 4. QUALITY ASSURANCE PROVISIONS

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).

4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
  - (1) Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
  - (2)  $T_A = +125^\circ\text{C}$ , minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

##### 4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 ( $C_{IN}$  and  $C_{OUT}$  measurements) shall be measured only for the initial test and after process or design changes which may affect capacitance. Test all applicable pins on 5 devices with zero failures.
- d. Subgroups 7 and 8 tests shall verify the truth table as specified on figure 2.

|   |                     |            |
|---|---------------------|------------|
| <b>STANDARDIZED<br/>MILITARY DRAWING</b><br>DEFENSE ELECTRONICS SUPPLY CENTER<br>DAYTON, OHIO 45444 | SIZE<br><b>A</b>    | 5962-87644 |
|   | REVISION LEVEL<br>A | SHEET<br>6 |

DESC FORM 193A  
SEP 87

U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547




FIGURE 1. Terminal connections.

| Inputs |    |                 | Output |
|--------|----|-----------------|--------|
| $D_n$  | LE | $\overline{OE}$ | $O_n$  |
| H      | H  | L               | H      |
| L      | H  | L               | L      |
| X      | L  | L               | l.s.   |
| X      | X  | H               | Z      |

H = high level voltage  
 L = low level voltage  
 Z = high impedance state  
 X = irrelevant  
 l.s. = the last data inputs that satisfy the setup and hold times of the latch enable input.

FIGURE 2. Truth table.

|   |                            |                   |
|---|----------------------------|-------------------|
| <b>STANDARDIZED<br/>MILITARY DRAWING</b><br>DEFENSE ELECTRONICS SUPPLY CENTER<br>DAYTON, OHIO 45444 | <b>SIZE</b><br><b>A</b>    | 5962-87644        |
|   | <b>REVISION LEVEL</b><br>A | <b>SHEET</b><br>7 |

DESC FORM 193A  
 SEP 87

★ U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547





FIGURE 3. Logic diagram.

|   |                     |            |
|---|---------------------|------------|
| <b>STANDARDIZED<br/>MILITARY DRAWING</b><br>DEFENSE ELECTRONICS SUPPLY CENTER<br>DAYTON, OHIO 45444 | SIZE<br><b>A</b>    | 5962-87644 |
|   | REVISION LEVEL<br>A | SHEET<br>8 |

DESC FORM 193A  
SEP 87

\* U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547

TEST CIRCUIT FOR THREE-STATE OUTPUTS



Switch position

| Test      | Switch |
|-----------|--------|
| $t_{PLZ}$ | Closed |
| $t_{pZL}$ | Closed |
| All other | Open   |

Definitions

$R_L$  = load resistor see ac characteristics for value.

$C_L$  = load capacitance includes jig and probe capacitance.

See ac characteristics for value



$R_T$  = termination should be equal to  $Z_{OUT}$  of pulse generators.

FIGURE 4. Test circuits and switching waveforms.

|   |                     |            |
|---|---------------------|------------|
| <b>STANDARDIZED<br/>MILITARY DRAWING</b><br>DEFENSE ELECTRONICS SUPPLY CENTER<br>DAYTON, OHIO 45444 | SIZE<br><b>A</b>    | 5962-87644 |
|   | REVISION LEVEL<br>A | SHEET<br>9 |

DESC FORM 193A  
SEP 87

U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547



NOTES:

1. Diagram shown for input control enable - low and input control disable - high.
2. Input:  $t_r = t_f = 2.5 \text{ ns}$  (10% to 90%) unless otherwise specified.

FIGURE 4. Test circuit and switching waveforms - Continued.

|   |                     |             |
|---|---------------------|-------------|
| <b>STANDARDIZED<br/>MILITARY DRAWING</b><br>DEFENSE ELECTRONICS SUPPLY CENTER<br>DAYTON, OHIO 45444 | SIZE<br><b>A</b>    | 5962-87644  |
|   | REVISION LEVEL<br>A | SHEET<br>10 |

DESC FORM 193A  
SEP 87

U. S. GOVERNMENT PRINTING OFFICE: 1968-550-547

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
  - (1) Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
  - (2)  $T_A = +125^\circ\text{C}$ , minimum.
  - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

TABLE II. Electrical test requirements.

| MIL-STD-883 test requirements                                      | Subgroups<br>(per method<br>5005, table I) |
|--|--|
| Interim electrical parameters<br>(method 5004)                     | ---  |
| Final electrical test parameters<br>(method 5004)                  | 1*, 2, 3, 7<br>8, 9, 10, 11                |
| Group A test requirements<br>(method 5005)                         | 1, 2, 3, 4, 7,<br>8, 9, 10, 11             |
| Groups C and D end-point<br>electrical parameters<br>(method 5005) | 1, 2, 3                                    |

\* PDA applies to subgroup 1.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.

6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.

|   |                            |             |
|---|----------------------------|-------------|
| <b>STANDARDIZED<br/>MILITARY DRAWING</b><br>DEFENSE ELECTRONICS SUPPLY CENTER<br>DAYTON, OHIO 45444 | SIZE<br><b>A</b>           | 5962-87644  |
|   | REVISION LEVEL<br><b>A</b> | SHEET<br>11 |

DESC FORM 193A  
SEP 87

U. S. GOVERNMENT PRINTING OFFICE: 1968-550-547

6.4 Approved sources of supply. Approved sources of supply are listed herein. Additional sources will be added as they become available. The vendors listed herein have agreed to this drawing and a certificate of compliance (see 3.5 herein) has been submitted to DESC-ECS.

| Military drawing part number | Vendor CAGE number | Vendor similar part number <sup>1/</sup> |
|------------------------------|--------------------|--|
| 5962-8764401RX               | 61772<br>75569     | IDT54FCT373DB<br>P54PCT373DMB            |
| 5962-8764401SX               | 61772              | IDT54FCT373EB                            |
| 5962-87644012X               | 61772<br>75569     | IDT54FCT373LB<br>P54PCT373LMB            |
| 5962-8764402RX               | 61772              | IDT54FCT373ADB                           |
| 5962-8764402SX               | 61772              | IDT54FCT373AEB                           |
| 5962-87644022X               | 61772              | IDT54FCT373ALB                           |

<sup>1/</sup> Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

Vendor name and address

61772

Integrated Device Technology  
3236 Scott Boulevard  
Santa Clara, CA 95052

75569

Performance Semiconductor Corporation  
610 E. Weddell Drive  
Sunnyvale, CA 94089

|   |                     |             |
|---|---------------------|-------------|
| <b>STANDARDIZED<br/>MILITARY DRAWING</b><br>DEFENSE ELECTRONICS SUPPLY CENTER<br>DAYTON, OHIO 45444 | SIZE<br><b>A</b>    | 5962-87644  |
|   | REVISION LEVEL<br>A | SHEET<br>12 |

DESC FORM 193A  
SEP 87

\* U. S. GOVERNMENT PRINTING OFFICE: 1968-550-547

011766