



16M x 72 1 Bank Registered SDRAM Module

Features

- 168-Pin Registered 8-Byte Dual In-Line Memory Module
- 16Mx72 Synchronous DRAM DIMM
- Performance (Registered Mode):

		-10	-360 (PC100)	Units
[DIMM CAS Latency	3	4	
f_{CK}	Clock Frequency	66	100	MHz
t_{CK}	Clock Cycle	15	10	ns
t _{AC}	Clock Access Time	9.7	7.7	ns

- Intended for 66/100MHz and PC100 applications
- All inputs and outputs are LVTTL (3.3V) compatible
- Single 3.3V ± 0.3V Power Supply
- Single Pulsed RAS interface
- · SDRAMs have four internal banks
- Module has one physical bank
- Fully Synchronous to positive Clock Edge

- Programmable Operation:
 - DIMM CAS Latency:3, 4 (Registered mode)
 - Burst Type: Sequential or Interleave
 - Burst Length: 2, 4, 8, Full-Page (Full-Page supports Sequential burst only)
 - Operation: Burst Read and Write or Multiple Burst Read with Single Write
- Data Mask for Byte Read/Write control
- · Auto Refresh (CBR) and Self Refresh
- Automatic and controlled Precharge Commands
- · Suspend Mode and Power Down Mode
- 12/10/2 Addressing (Row/Column/Bank)
- 4096 refresh cycles distributed across 64ms
- Card size: 5.25" x 0.157" x 1.70"
- Gold contacts
- SDRAMs in TSOP Type II Package
- Serial Presence Detect with Write protect feature

Description

IBM13M16734BCB is a registered 168-Pin Synchronous DRAM Dual-In-Line Memory Module (DIMM) organized as a 16Mx72 high-speed memory array. The DIMM uses eighteen 16Mx4 SDRAMs in 400 mil TSOP packages. The DIMM achieves high-speed data-transfer rates of up to 100 MHz by employing a prefetch/pipeline hybrid architecture that synchronizes the output data to a system clock.

The DIMM is intended for use in applications operating from 66 to 100 MHz, PC100, memory bus speeds, and/or heavily loaded bus applications. All control and address signals are re-driven through registers to the SDRAM devices. The control/address input signals are latched in the register on one rising clock edge and sent to the SDRAM devices on the following rising clock edge (data access is delayed by one clock).

A phase-lock loop (PLL) on the DIMM is used to redrive the clock signals to both the SDRAM devices and the registers to minimize system clock loading. (CK0 is connected to the PLL, and CK1, CK2, and CK3 are terminated on the DIMM.) A single clock enable (CKE0) controls all devices on the DIMM, enabling the use of SDRAM power-down modes.


Prior to any access operation, the device $\overline{\text{CAS}}$ latency and burst type/length/operation type must be programmed into the DIMM by address inputs A0-A9 using the mode register set cycle. The DIMM $\overline{\text{CAS}}$ latency when operated in buffered mode is the same as the device $\overline{\text{CAS}}$ latency as specified in the SPD EEPROM. The DIMM $\overline{\text{CAS}}$ latency when operated in registered mode is one clock later due to the address and control signals being clocked to the SDRAM devices.

The DIMM uses serial presence detects implemented via a serial EEPROM using the two-pin IIC protocol. The first 128 bytes of serial PD data are programmed and locked by the DIMM manufacturer. The last 128 bytes are available to the customer and may be write protected by providing a high level to pin 81 on the DIMM. (An on-board pulldown resistor keeps this in the write-enable mode.)

All IBM 168-pin DIMMs provide a high-performance, flexible 8-byte interface in a 5.25" long space-saving footprint.



Card Outline



Pin Description

CK0 - CK3	Clock Inputs	DQ0 - DQ63	Data Input/Output
CKE0	Clock Enable	CB0 - CB7	Check Bit Data Input/Output
RAS	Row Address Strobe	DQMB0 - DQMB7	Data Mask
CAS	Column Address Strobe	V_{DD}	Power (3.3V)
WE	Write Enable	V_{SS}	Ground
S 0, S 2	Chip Selects	NC	No Connect
A0 - A9, A11	Address Inputs	SCL	Serial Presence Detect Clock Input
A10/AP	Address Input/Autoprecharge	SDA	Serial Presence Detect Data Input/Output
BA0, BA1, (A13, A12)	SDRAM Bank Address Inputs	SA0-2	Serial Presence Detect Address Inputs
WP	SPD Write Protect	REGE	Register Enable

Pinout

Pin#	Front Side	Pin#	Back Side	Pin#	Front Side	Pin#	Back Side	Pin#	Front Side	Pin#	Back Side	Pin#	Front Side	Pin#	Back Side
1	V _{SS}	85	V _{SS}	22	CB1	106	CB5	43	V _{SS}	127	V _{SS}	64	V _{SS}	148	V _{SS}
2	DQ0	86	DQ32	23	V_{SS}	107	V _{SS}	44	NC	128	CKE0	65	DQ21	149	DQ53
3	DQ1	87	DQ33	24	NC	108	NC	45	S2	129	NC	66	DQ22	150	DQ54
4	DQ2	88	DQ34	25	NC	109	NC	46	DQMB2	130	DQMB6	67	DQ23	151	DQ55
5	DQ3	89	DQ35	26	V_{DD}	110	V_{DD}	47	DQMB3	131	DQMB7	68	V_{SS}	152	V_{SS}
6	V_{DD}	90	V_{DD}	27	WE	111	CAS	48	NC	132	NC	69	DQ24	153	DQ56
7	DQ4	91	DQ36	28	DQMB0	112	DQMB4	49	V_{DD}	133	V_{DD}	70	DQ25	154	DQ57
8	DQ5	92	DQ37	29	DQMB1	113	DQMB5	50	NC	134	NC	71	DQ26	155	DQ58
9	DQ6	93	DQ38	30	SO	114	NC	51	NC	135	NC	72	DQ27	156	DQ59
10	DQ7	94	DQ39	31	NC	115	RAS	52	CB2	136	CB6	73	V_{DD}	157	V_{DD}
11	DQ8	95	DQ40	32	V_{SS}	116	V _{SS}	53	CB3	137	CB7	74	DQ28	158	DQ60
12	V_{SS}	96	V_{SS}	33	A0	117	A1	54	V _{SS}	138	V _{SS}	75	DQ29	159	DQ61
13	DQ9	97	DQ41	34	A2	118	А3	55	DQ16	139	DQ48	76	DQ30	160	DQ62
14	DQ10	98	DQ42	35	A4	119	A5	56	DQ17	140	DQ49	77	DQ31	161	DQ63
15	DQ11	99	DQ43	36	A6	120	A7	57	DQ18	141	DQ50	78	V_{SS}	162	V_{SS}
16	DQ12	100	DQ44	37	A8	121	A9	58	DQ19	142	DQ51	79	CK2	163	CK3
17	DQ13	101	DQ45	38	A10/AP	122	BA0	59	V_{DD}	143	V_{DD}	80	NC	164	NC
18	V_{DD}	102	V_{DD}	39	BA1	123	A11	60	DQ20	144	DQ52	81	WP	165	SA0
19	DQ14	103	DQ46	40	V_{DD}	124	V_{DD}	61	NC	145	NC	82	SDA	166	SA1
20	DQ15	104	DQ47	41	V_{DD}	125	CK1	62	NC	146	NC	83	SCL	167	SA2
21	CB0	105	CB4	42	CK0	126	NC	63	NC	147	REGE	84	V_{DD}	168	V_{DD}
Note:	All pin assi	gnments	are consi	istent wi	th all 8-byte	unbuffe	ered version	ns.							






Ordering Information

Part Number	Organization	Clock Cycle	Leads	Dimension	Power
IBM13M16734BCB-360T					
IBM13M16734BCB-365T	16Mv70	1000	Cold	F 25" v 0 457" v 4 70"	3.3V
IBM13M16734BCB-370T	16Mx72	72 10ns	Gold	5.25" x 0.157" x 1.70"	3.31
IBM13M16734BCB-10T	1				




x72 ECC SDRAM DIMM Block Diagram (1 Bank, x4 SDRAMs)





Clock Wiring





Input/Output Functional Description

e rising edge of their minated. K signal when low. By the Suspend mode, or disables the command commands are and WE define the
the Suspend mode, or disables the command commands are
commands are
and WE define the
ddress (RA0-RA11) a address (CA0-CA9) ddress, AP is used to the cycle. If AP is high, echarged. If AP is low, a BA0, BA1 to control ged regardless of the which bank to pre-
e the DQ buffers in a has a latency of two node, and controls the and a latency of one byte mask by allowing it is high.
ouffered" mode (inputs o SDRAMs when
configure the serial
EEPROM. A resistor
. A resistor may be
into the last 128 bytes
e in the state of



Serial Presence Detect (Part 1 of 2)

Byte #	Description		SPD Entry Value	Serial PD Data Entry (Hexadecimal)	Notes
0	Number of Serial PD Bytes Written during Pr	oduction	128	80	
1	Total Number of Bytes in Serial PD device		256	08	
2	Fundamental Memory Type		SDRAM	04	
3	lumber of Row Addresses on Assembly		12	0C	
4	Number of Column Addresses on Assembly		10	0A	
5	Number of DIMM Banks		2	02	
6 - 7	Data Width of Assembly		x72	4800	
8	Assembly Voltage Interface Levels		LVTTL	01	
9	SDRAM Device Cycle Time (CL = 3)		10.0ns	A0	1, 2
		-360	6.0ns	60	
40	SDRAM Device Access Time from Clock	-365	6.5ns	65	
10	at CL=3	-370	7.0ns	70	
		-10	8.0ns	80	
11	Assembly Error Detection/Correction Scheme	e	ECC	02	
12	Assembly Refresh Rate/Type		SR/1X(15.625us)	80	
13	SDRAM Device Width		x4	04	
14	Error Checking SDRAM Device Width			04	
15	SDRAM Device Attr: Min Clk Delay, Random Col Access		1 Clock	01	
16	SDRAM Device Attributes: Burst Lengths Su	pported	1,2,4,8, Full Page	8F	
17	SDRAM Device Attributes: Number of Device	Banks	4	04	
18	SDRAM Device Attributes: CAS Latency		2, 3	06	
19	SDRAM Device Attributes: CS Latency		0	01	
20	SDRAM Device Attributes: WE Latency		0	01	
21	SDRAM Module Attributes		Registered/Buffered with PLL	IF	
22	SDRAM Device Attributes: General		Write-1/Read Burst, Precharge All, Auto-Precharge	0E	
23	Minimum Clock Cycle at CLX-1 (CL = 2)		15.0ns	F0	1, 2
24	Maximum Data Access Time (t _{AC}) from Clock	at CLX-1 (CL = 2)	9.0ns	90	
25	Minimum Clock Cycle Time at CLX-2 (CL = 1)	N/A	00	
26	Maximum Data Access Time (t _{AC}) from Clock	at CLX-2 (CL = 1)	N/A	00	
07	Minimum Pour Propheres Time (4.)	-360, -365, -370	20.0ns	14	
27	Minimum Row Precharge Time (t _{RP})	-10	30.0ns	1E	
28	Minimum Row Active to Row Active delay (t _R	RD)	20.0ns	14	
00	Minimum DAS to CAS delegate	-360, -365, -370	20.0ns	14	
29	Minimum RAS to CAS delay (t _{RCD}) -10		30.0ns	1E	
20	Minimum RAS Pulse width (t _{RAS})	-360, -365, -370	50.0ns	32	
30	Willing RAS Pulse Width (IRAS)	-10	60.0ns	3C	
31	Module Bank Density		128MB	20	
00	Address and Command Setup Time Before	-360, -365, -370	2.0ns	20	
32	Clock	-10	Undefined	00	

^{1.} In a registered DIMM, data is delayed an additional clock cycle due to the on-DIMM pipeline register (i.e., Device CL [clock cycles] + 1 = DIMM CAS latency).

^{2.} Minimum application clock cycle time for the -360, -365, and -370 is 10ns (100MHz), and for the -10 is 15ns (66MHz).

^{3.} cc = Checksum Data byte, 00-FF (Hex)

^{4. &}quot;R" = Alphanumeric revision code, A-Z, 0-9

^{5.} rr = ASCII coded revision code byte "R"

^{6.} ww = Binary coded decimal week code, 01-52 (Decimal) \rightarrow 01-34 (Hex)

^{7.} $yy = Binary coded decimal year code, 00-99 (Decimal) <math>\rightarrow 00-63 (Hex)$

^{8.} ss = Serial number data byte, 00-FF (Hex)



Serial Presence Detect (Part 2 of 2)

Byte #	Description		SPD Entry Value	Serial PD Data Entry (Hexadecimal)	Notes
33	Address and Command Hold Time After	-360, -365, -370	1.0ns	10	
33	Clock	-10	Undefined	00	
0.4	D	-360, -365, -370	2.0ns	20	
34	Data Input Setup Time Before Clock	-10	Undefined	00	
0.5	5	-360, -365, -370	1.0ns	10	
35	Data Input Hold Time After Clock	-10	Undefined	00	
36 - 61	Reserved		Undefined	00	
	000 0	-360, -365, -370	PC100 1.2A	12	
62	SPD Revision	-10	01	01	
63	Checksum for bytes 0 - 62		Checksum Data	СС	3
64 - 71	Manufacturers' JEDEC ID Code		IBM	A40000000000000	
70	A		Toronto, Canada	91	
72	Assembly Manufacturing Location		Vimercate, Italy	53	
		-360	ASCII '13M16734BC"R"-360T'	31334D31363733344243rr2D33 3630542020	
70 00	II B (N)	-365	ASCII '13M16734BC"R"-365T'	31334D31363733344243rr2D33 3635542020	4.5
73 - 90	Assembly Part Number	-370	ASCII '13M16734BC"R"-370T'	31334D31363733344243rr2D33 3730542020	4, 5
		-10	ASCII '13M16734BC"R"-10T'	31334D31363733344243rr2D31 3054202020	
91 - 92	Assembly Revision Code		"R" plus ASCII blank	rr20	5
93 - 94	Assembly Manufacturing Date		Year/Week Code	yyww	6, 7
95 - 98	Assembly Serial Number		Serial Number	SSSSSSS	8
99 - 125	Reserved		Undefined	Not Specified	
400	M	-360, -365, -370	100MHz	64	
126	Module Supports this Clock Frequency	-10	66MHz	66	
407	Attributes for clock frequency defined in	-360, -365, -370	CLK0, CL=3, ConAP	85	
127	Byte 126	-10	CL = 2, 3	06	
128 - 255	Open for Customer Use		Undefined	00	

- 1. In a registered DIMM, data is delayed an additional clock cycle due to the on-DIMM pipeline register (i.e., Device CL [clock cycles] + 1 = DIMM CAS latency).
- 2. Minimum application clock cycle time for the -360, -365, and -370 is 10ns (100MHz), and for the -10 is 15ns (66MHz).
- 3. cc = Checksum Data byte, 00-FF (Hex)
- 4. "R" = Alphanumeric revision code, A-Z, 0-9
- 5. rr = ASCII coded revision code byte "R"
- 6. ww = Binary coded decimal week code, 01-52 (Decimal) → 01-34 (Hex)
- 7. yy = Binary coded decimal year code, 00-99 (Decimal) → 00-63 (Hex)
- 8. ss = Serial number data byte, 00-FF (Hex)



Absolute Maximum Ratings

Symbol	Parameter		Rating	Units	Notes
V_{DD}	Power Supply Voltage		-0.3 to +4.6		
		SDRAM Devices	-1.0 to +4.6		
.,		Serial PD Device	-0.3 to +6.5		
VIN		Register	0 - V _{DD}	V	1
		PLL	0 - V _{DD}		
W	Output Valtage	SDRAM Devices	-1.0 to +4.6		
VOUT	Output Voltage	Serial PD Device	-0.3 to +6.5		
T _A	Operating Temperature (ambient)		0 to +70	°C	1
T _{STG}	Storage Temperature		-55 to +125	°C	1
P_{D}	Power Dissipation		10.7	W	1, 2
I _{OUT}	Short Circuit Output Current		50	mA	1
F _{MIN}	Minimum Operating Frequency		66	MHz	

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended DC Operating Conditions (T_A= 0 to 70°C)

Symbol	Parameter		Rating	Units	Notes				
Symbol		Min.	Тур.	Max.	Offics	Notes			
V_{DD}	Supply Voltage	3.0	3.3	3.6	V	1			
V_{IH}	Input High Voltage	2.0	_	V _{DD} + 0.3	V	1			
V_{IL}	Input Low Voltage	-0.3	_	0.8	V	1			
All voltage	All voltages referenced to V _{SS} .								


^{2.} Maximum power is calculated assuming the physical bank is in Burst Operating Mode.



Capacitance (T_A = 25°C, f=1MHz, V_{DD} = 3.3V \pm 0.3V)

Cumbal	Parameter	Organization	Units
Symbol	Parameter	x72 Max.	Units
C _{I1}	Input Capacitance (A0 - A9, A10/AP, BA0, BA1, A11)	10.5	pF
C _{I2}	Input Capacitance (RAS)	9.0	pF
C _{I3}	Input Capacitance (CAS)	9.5	pF
C ₁₄	Input Capacitance (S0, S2)	12	pF
C _{I5}	Input Capacitance (CKE0)	19	pF
C _{I6}	Input Capacitance (CK0)	14.5	pF
C _{I7}	Input Capacitance (DQMB0 - DQMB7)	11	pF
C _{I8}	Input Capacitance (SA0 - SA2, SCL, WP)	9	pF
C _{I9}	Input Capacitance (REGE)	10	pF
C ₁₁₀	Input Capacitance (CK1 - CK3)	34	pF
C _{I11}	Input Capacitance (WE)	11	pF
C _{IO1}	Input/Output Capacitance (DQ0 - DQ63, CB0 - CB7)	10.5	pF
C _{IO2}	Input/Output Capacitance (SDA)	11	pF

DC Output Load Circuit



Input/Output Characteristics (T_A= 0 to +70 $^{\circ}\text{C}, \, \text{V}_{DD}\text{=} \, 3.3 \text{V} \pm 0.3 \text{V})$

Cumbal	Deventer			x72		Natas
Symbol	Parame	Parameter			Units	Notes
I _{I(L)}	Input Leakage Current, any input $(0.0V \le V_{IN} \le 3.6V)$, all other pins Not under test = 0V			+10	μА	
	Output Leakage Current	DQ0-63, CB0 - 7	-2	+2	μA	
I _{O(L)}	$(D_{OUT} \text{ is disabled, } 0.0V \le V_{OUT} \le 3.6V)$	SDA	-1	+1	μΑ	
V_{OH}	Output Level Output "H" Level Voltage (I _{OUT} = -2.0mA)		2.4	V _{DD}	.,	4
V_{OL}	Output Level Output "L" Level Voltage (I _{OUT} = +2.0mA)	0.0	0.4	V	1	



Operating, Standby, and Refresh Currents (T_A = 0 to +70°C, V_{DD} = 3.3V \pm 0.3V)

			Spe	eed			
Parameter	Symbol Test Condition		-360, -365, -370	-10	Units	Notes	
Operating Current 1 bank operation	I _{CC1}	t _{RC} = t _{RC} (min), t _{CK} = min Active-Precharge command cycling without burst operation	2430	1830	mA	1	
Precharge Standby Current in	I _{CC2P}	$\begin{aligned} \text{CKE0} &\leq \text{V}_{\text{IL}}(\text{max}), \text{t}_{\text{CK}} = \text{min}, \\ \hline \text{CS} &= \text{V}_{\text{IH}}\left(\text{min}\right) \end{aligned}$	234	156	mA	1	
Power Down Mode	I _{CC2PS}	$\begin{aligned} \text{CKE0} &\leq \text{V}_{\text{IL}} \underbrace{\text{(max)}}_{\text{ICK}}, t_{\text{CK}} = \text{Infinity}, \\ &\overline{\text{S0}}, \overline{\text{S2}} = \text{V}_{\text{IH}} \underbrace{\text{(min)}} \end{aligned}$	51	51	mA		
Precharge Standby Current in Non-	I _{CC2}	$\begin{aligned} \text{CKE} \underline{0} &\geq V_{\text{IH}} \text{ (min), } t_{\text{CK}} = \text{min,} \\ \overline{\text{S0}}, \overline{\text{S2}} &= V_{\text{IH}} \text{ (min)} \end{aligned}$	990	540	mA	1	
Power Down Mode	I _{CC2S}	$\begin{aligned} \text{CKE0} &\geq \text{V}_{\text{IH}} \text{ (min), } \text{t}_{\text{CK}} = \text{Infinity,} \\ &\overline{\text{S0}}, \overline{\text{S2}} = \text{V}_{\text{IH}} \text{ (min)} \end{aligned}$	105	105	mA		
No Operating Current	I _{CC3}	$\begin{aligned} \text{CKE} \underline{0} &\geq V_{\text{IH}} (\text{min}), t_{\text{CK}} = \text{min}, \\ \overline{\text{S0}}, \overline{\text{S2}} &= V_{\text{IH}} (\text{min}) \end{aligned}$	1170	660	mA	1	
No Operating Current (Active state: 4bank)	I _{CC3P}	$\begin{aligned} \text{CKE0} &\leq \text{V}_{\text{IL}} \text{ (max), } t_{\text{CK}} = \text{min,} \\ &\overline{\text{S0}}, \overline{\text{S2}} = \text{V}_{\text{IH}} \text{ (min)} \\ \text{(Power Down Mode)} \end{aligned}$	324	216	mA	1	
Burst Operating Current (Active state: 4bank)	I _{CC4}	$t_{CK} = min,$ Read command cycling	2970	1980	mA	1, 2	
Auto (CBR) Refresh Current	I _{CC5}	$t_{CK} = min,$ CBR command cycling	2700	2190	mA	1	
Self Refresh Current	I _{CC6}	CKE0 ≤ 0.2V	51	51	mA		


^{1.} These parameters depend on the cycle rate and are measured with the cycle determined by the minimum value of t_{CK} and t_{RC} . Input signals are changed once during t_{CK} (min). t_{CK} (min) = 10ns (for -360, -365, and -370) and 15ns (for -10).

^{2.} The specified values are obtained with the DIMM data outputs open.



AC Characteristics (T_A = 0 to +70°C, V_{DD} = 3.3V \pm 0.3V)

- 1. An initial pause of 200µs, with CKE0 held high, is required after power-up. A Precharge All Banks command must be given followed by a minimum of eight Auto (CBR) Refresh cycles before or after the Mode Register Set operation.
- 2. AC timing tests have $V_{IL} = 0.8V$ and $V_{IH} = 2.0V$ with the timing referenced to the 1.40V crossover point.



- 3. The Transition time is measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
- 4. AC measurements assume t_T=1.2ns (1 Volt/ns rise time).
- 5. In addition to meeting the transition rate specification, the clock and CKE must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 6. A 1 ms stabilization time is required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal.



Clock and Clock Enable Parameters (Registered Mode)

		-36	-360, -365, -370		40				
Symbol	Parameter	Device CL, t_{RCD} , $t_{RP} = 3$, 2, 2		-10		Units	Notes		
		Sort	Min.	Max.	Min.	Max.			
t _{CK4}	Clock Cycle Time, DIMM CAS Latency = 4		10	1000	15	1000	ns	1	
t _{CK3}	Clock Cycle Time, DIMM CAS Latency = 3		15	1000	15	1000	ns	1, 2	
			_	7.7			ns		
t _{AC4}	Clock Access Time, DIMM CAS Latency = 4	-365	_	8.2	_	9.7	ns	1, 3	
		-370	_	8.7			ns		
	Clock Access Time, DIMM CAS Latency = 3	-360	_	10.7			ns		
t _{AC3}		-365	_	11.2	_	10.7	ns	1, 3	
		-370	_	11.7			ns		
t_{CKH}	Clock High Pulse Width		3	_	3	_	ns	4	
t_{CKL}	Clock Low Pulse Width		3	_	3	_	ns	4	
t _{CES}	Clock Enable Set-up Time		2.0	_	2.0	_	ns	1	
t _{CEH}	Clock Enable Hold Time		1.6	_	1.6	_	ns	1	
t _{SB}	Power Down mode Entry Time		0	10	0	10	ns		
t _T	Transition Time (Rise and Fall)		0.5	10	0.5	10	ns		

^{1.} DIMM CAS latency = device CL [clock cycles] + 1 for Register mode; DIMM CAS latency is one clock less for Buffer mode.

^{2.} For 66Mhz clock, DIMM $\overline{\text{CAS}}$ Latency = 3 is the standard application.

^{3.} Access time is measured at 1.4V. See AC output load circuit.

^{4.} t_{CKH} is the pulse width of CLK measured from the positive edge to the negative edge referenced to V_{IH} (min). t_{CKL} is the pulse width of CLK measured from the negative edge to the positive edge referenced to V_{IL} (max).



Common Parameters

Courada al	Davionista	-360, -365, -370			10	Linita	Notes	
Symbol	Parameter	Min.	Max.	Min.	Max.	Units	Notes	
t _{CS}	Command Setup Time	2.0		2.0		ns	1, 2	
t _{CH}	Command Hold Time	1.6		1.6		ns	1, 2	
t _{AS}	Address and Bank Select Set-up Time	2.0		2.0		ns	1, 2	
t _{AH}	Address and Bank Select Hold Time	1.6		1.6		ns	1, 2	
t _{RCD}	RAS to CAS Delay	20		30		ns	1	
t _{RC}	Bank Cycle Time	70		90		ns	1	
t _{RAS}	Active Command Period	50	100000	60	100000	ns	1	
t _{RP}	Precharge Time	20		30		ns	1	
t _{RRD}	Bank to Bank Delay Time	20		30		ns	1	
t _{CCD}	CAS to CAS Delay Time (Same Bank)	1		1		CLK		

^{1.} These parameters account for the number of clock cycles and depend on the operating frequency of the clock as follows: the number of clock cycles = specified value of timing/clock period (count fractions as a whole number).

Mode Register Set Cycle

Svmbol	Darometer	-360, -3	65, -370	-10		Nation Nation		
Symbol	Parameter	Min.	Max.	Min.	Max.	Units	Notes	
t _{RSC}	Mode Register Set Cycle Time	20	_	30	_	ns		

Refresh Cycle

Min. Max. Min. Max. t _{SREX} Self Refresh Exit Time 10 — 10 CLK	Symbol	Parameter	-360, -365, -370		-1	10	Units	Natas
	Syllibol		Min.	Max.	Min.	Max.	Ullis	Notes
	t _{SREX}	Self Refresh Exit Time	10	_	10		CLK	1
t _{REF} Refresh Period — 64 ms	t _{REF}	Refresh Period	_	64		64	ms	

1. 4096 cycles.

^{2.} The setup and hold times refer to the addition of the register. Note that although the Buffered setup times appear much greater, there is no additional clock cycle as there is in Registered mode.



Read Cycle

Symbol	Parameter -	-360, -365, -370		-10		Units	Notes
Syllibol		Min.	Max.	Min.	Max.	Office	NOIGS
t _{OH}	Data Out Hold Time	3.6		3.6		ns	
t _{LZ}	Data Out to Low Impedance Time	1.9		1.9		ns	
t _{HZ}	Data Out to High Impedance Time	4.9	9.9	4.9	11.9	ns	1
t _{DQZ}	DQM Data Out Disable Latency	3		3		CLK	

^{1.} Referenced to the time at which the output achieves the open circuit condition, not to output voltage levels.

Write Cycle

Symbol	Parameter	-360, -3	65, -370	-1	Units	
Symbol		Min.	Max.	Min.	Max.	Ullits
t _{DS}	Data In Set-up Time	2.0		3.0		ns
t _{DH}	Data In Hold Time	2.0		2.0		ns
t _{DPL2}	Data Input to Precharge	20		0		ns
t _{DPL3}	Data Input to Precharge	10		0		ns
t _{DQW}	DQM Write Mask Latency	1		1		CLK

Presence Detect Read and Write Cycle

Symbol	Parameter	Min.	Max.	Units	Notes
f _{SCL}	SCL Clock Frequency		100	kHZ	
Tı	Noise Suppression Time Constant at SCL, SDA Inputs		100	ns	
t _{AA}	SCL Low to SDA Data Out Valid	0.3	3.5	μs	
t _{BUF}	Time the Bus Must Be Free before a New Transmission Can Start	4.7		μs	
t _{HD:STA}	Start Condition Hold Time	4.0		μs	
t_{LOW}	Clock Low Period	4.7		μs	
t _{HIGH}	Clock High Period	4.0		μs	
t _{SU:STA}	Start Condition Setup Time (for a Repeated Start Condition)	4.7		μs	
t _{HD:DAT}	Data In Hold Time	0		μs	
t _{SU:DAT}	Data In Setup Time	250		ns	
t _r	SDA and SCL Rise Time		1	μs	
t _f	SDA and SCL Fall Time		300	ns	
t _{SU:STO}	Stop Condition Setup Time	4.7		μs	
t _{DH}	Data Out Hold Time	300		ns	
t _{WR}	Write Cycle Time		15	ms	1

The write cycle time (t_{WR}) is the time from a valid stop condition of a write sequence to the end of the internal erase/program cycle.
 During the write cycle, the bus interface circuits are disabled, SDA is allowed to remain high per the bus-level pullup resistor, and the device does not respond to its slave address.


Functional Description and Timing Diagrams

Refer to IBM 168 Pin SDRAM Registered DIMM Functional Description and Timing Diagrams (Document 01L5868.E24564, Revised 1/98 for SDRAM operation).

Refer to the IBM Application Notes *Serial Presence Detect on Memory DIMMs* and *SDRAM Presence Detect Definitions* for the Serial Presence Detect functional description and timings.



Layout Drawing





Revision Log

Rev	Contents of Modification
1/98	Initial release.
4/98	Updated capacitance values. Specified a minimum operating frequency. Updated t _{AC4} for new device availability. Updated with -365 and -370 speed sorts. Updated SPDs to reflect PC100 Rev1.2A. Updated current values to reflect SDRAM changes. Removed BL=1. Removed buffered timings.



© International Business Machines Corp.1998

Printed in the United States of America All rights reserved

IBM and the IBM logo are registered trademarks of the IBM Corporation.

This document may contain preliminary information and is subject to change by IBM without notice. IBM assumes no responsibility or liability for any use of the information contained herein. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. The products described in this document are not intended for use in implantation or other direct life support applications where malfunction may result in direct physical harm or injury to persons. NO WARRANTIES OF ANY KIND, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, ARE OFFERED IN THIS DOCUMENT.

For more information contact your IBM Microelectronics sales representative or visit us on World Wide Web at http://www.chips.ibm.com

IBM Microelectronics manufacturing is ISO 9000 compliant.