

Octal D-Type flip-flop (3-State)

54ABT574

FEATURES

- 54ABT574 is the broadside pinout version of 54ABT374
- Inputs and outputs on opposite side of package allow easy interface to Microprocessors
- Useful as an input or output port for microprocessors

- 3-State outputs for bus interfacing common output enable
- Latch-up protection exceeds 500mA per JEDEC JC40.2 Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

DESCRIPTION

The 54ABT574 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 54ABT574 device is an 8-bit, edge triggered register coupled to eight 3-state output buffers. The two sections of the device are controlled independently by clock (CP) and Output Enable (\overline{OE}) control gates

ORDERING INFORMATION


DESCRIPTION	ORDER CODE	PACKAGE DESIGNATOR*
20-Pin Ceramic DIP	54ABT574/BRA	GDIP1-T20
20-Pin Ceramic LLCC	54ABT574/B2A	CQCC2-N20

* MIL-STD 1835 or Appendix A of 1995 Military Data Handbook


PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1	\overline{OE}	Output enable input (active Low)
2, 3, 4, 5, 6, 7, 8, 9	D0 - D7	Data inputs
15, 14, 13, 12, 19, 18, 17, 16	Q0 - Q7	3-State outputs
11	CP	Clock Pulse input (active rising edge)
10	GND	Ground (0V)
20	V _{CC}	Positive supply voltage

PIN CONFIGURATION



LOGIC SYMBOL



7110826 0085401 131

September 2, 1993


606

853-1704 10720

Octal D-Type flip-flop (3-State)

54ABT574

LLCC LEAD CONFIGURATION




FUNCTION TABLE

INPUTS			INTERNAL REGISTER	OUTPUTS Q0 - Q7	OPERATING MODE
OE	CP	Dn			
L L	↑ ↑	l h	L H	L H	Latch and read register
L	⚡	X	NC	NC	Hold
H H	↑ H	Dn X	Dn X	Z Z	Disable outputs

- H = High voltage level
- h = High voltage level one setup time prior to the High-to-Low E transition
- L = Low voltage level
- l = Low voltage level one setup time prior to the High-to-Low E transition
- NC= No change
- X = Don't care
- Z = High impedance "off" state
- ↑ = Low-to-High clock transition
- ⚡ = Not a Low-to-High clock transition

LOGIC DIAGRAM



7110826 0085402 078

September 2, 1993

607

Octal D-Type flip-flop (3-State)

54ABT574

ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage range		-0.5 to +7.0	V
I _{IK}	DC input diode current	V _I < 0	-18	mA
V _I	DC input voltage range ³		-1.2 to +7.0	V
I _{OK}	DC output diode current	V _O < 0	-50	mA
V _O	DC output voltage range ³	Output in Off or High state	-0.5 to +5.5	V
I _O	DC output current	Output in Low state	96	mA
T _{STG}	Storage temperature range		-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS		UNIT
		MIN	MAX	
V _{CC}	DC supply voltage	4.5	5.5	V
V _I	Input voltage	0	V _{CC}	V
V _{IH}	High-level input voltage	2.0		V
V _{IL}	Low-level input voltage		0.8	V
I _{OH}	High-level output current		-24	mA
I _{OL}	Low-level output current		48	mA
Δt/Δv	Input transition rise or fall rate	0	5	ns/V
T _{amb}	Operating free-air temperature range	-55	+125	°C

DC ELECTRICAL CHARACTERISTICS

V_{CC} = MAX, V_I = V_{IL} or V_{IH} unless otherwise noted.

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT
			T _{amb} = -55 to +125 °C		
			MIN	MAX	
V _{IK}	Input clamp voltage	V _{CC} = 4.5V, I _{IK} = -18mA		-1.2	V
V _{OH}	High-level output to voltage	V _{CC} = 4.5V; I _{OH} = -3mA	2.5		V
		V _{CC} = 5.0V; I _{OH} = -3mA	3.0		V
		V _{CC} = 4.5V; I _{OH} = -24mA	2.0		V
V _{OL}	Low-level output voltage	V _{CC} = 4.5V; I _{OL} = 48mA		0.55	V
I _I	Input leakage current	V _I = GND or 5.5V		±1.0	μA
I _{OZH} ⁶	3-State output High current	V _O = 2.7V V _I = V _{IL} or 3.0V		10	μA
I _{OZL} ⁶	3-State output Low current	V _O = 0.5V V _I = V _{IL} or 3.0V		-10	μA
I _O	Short-circuit output current ⁴	V _O = 2.5V	-50	-180	mA
I _{COH}	Quiescent supply current	Outputs High, V _I = GND or V _{CC}		250	μA
I _{CCL}		Outputs Low, V _I = GND or V _{CC}		30	mA
I _{CCZ}		Outputs 3-State, V _I = GND or V _{CC}		250	μA
ΔI _{CC}	Additional supply current per input pin ⁵	One input at 3.4V, other inputs at V _{CC} or GND		1.5	mA
I _{OFF}	Power off leakage current	V _{CC} = 0V, V _I or V _O ≤ 4.5V TA = 25°C only	-100	100	μA
I _{CEX}	Output high leakage current	V _{CC} = 5.5V, V _O = 5.5V		50	μA

7110826 0085403 T04 ■

September 2, 1993

608

Octal D-Type flip-flop (3-State)

54ABT574

AC ELECTRICAL CHARACTERISTICS 1, 2GND = 0V, $t_R = t_F = 2.5\text{ns}$, $C_L = 50\text{pF}$, $R_L = 500\Omega$

SYMBOL	PARAMETER	WAVEFORM	LIMITS					UNIT
			$T_{\text{amb}} = +25^\circ\text{C}$ $V_{\text{CC}} = +5.0\text{V}$			$T_{\text{amb}} = -55^\circ\text{C to } +125^\circ\text{C}$ $V_{\text{CC}} = +5.0\text{V} \pm 0.5\text{V}$		
			MIN	TYP	MAX	MIN	MAX	
f_{MAX}	Maximum Clock frequency	Waveform 1	150	200		150		MHz
t_{PLH} t_{PHL}	Propagation delay CP to Qn	Waveform 1	2.2 3.0	4.7 5.3	6.2 7.0	2.2 3.0	7.0 7.4	ns ns
t_{PZH} t_{PZL}	Output enable time to High and Low level	Waveform 3 Waveform 4	1.0 2.5	3.1 4.7	5.0 5.9	1.0 2.5	5.8 7.2	ns ns
t_{PHZ} t_{PLZ}	Output disable time from High and Low level	Waveform 3 Waveform 4	2.4 2.0	4.9 4.5	6.2 5.8	2.4 2.0	7.2 6.7	ns ns

AC SETUP REQUIREMENTSGND = 0V, $t_R = t_F = 2.5\text{ns}$, $C_L = 50\text{pF}$, $R_L = 500\Omega$

SYMBOL	PARAMETER	WAVEFORM	LIMITS					UNIT
			$T_{\text{amb}} = +25^\circ\text{C}$ $V_{\text{CC}} = +5.0\text{V}$			$T_{\text{amb}} = -55^\circ\text{C to } +125^\circ\text{C}$ $V_{\text{CC}} = +5.0\text{V} \pm 0.5\text{V}$		
			MIN	TYP	MAX	MIN	MAX	
$t_s(\text{H})^7$ $t_s(\text{L})$	Setup time Dn to CP	Waveform 2	1.5 2.0			1.5 2.0		ns ns
$t_h(\text{H})^7$ $t_h(\text{L})$	Hold time Dn to CP	Waveform 2	2.0 2.0			2.0 2.0		ns ns
$t_w(\text{H})^8$	CP pulse width High or Low	Waveform 1	3.3 3.3			3.3 3.3		ns ns

NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C .
- The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
- This is the increase in supply current for each input at 3.4V.
- To accommodate ATE tester limitations, IOZ tests are tested with $V_{\text{IH}} = 3.0\text{V}$, but 2.0V V_{IH} is guaranteed.
- t_s and t_h limits less than 3.0ns are guaranteed but are tested only to 3.25ns.
- t_w limits less than 6.0ns are guaranteed, but are tested only 6.0ns.

7110826 0085404 940

September 2, 1993


609

Octal D-Type flip-flop (3-State)


54ABT574

AC WAVEFORMS


$V_M = 1.5V, V_{IN} = GND$ to $3.0V$




Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width and Maximum Clock Frequency



Waveform 2. Data Setup and Hold Times




Waveform 3. 3-State Output Enable Time to High Level and Output Disable Time from High Level




Waveform 4. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

NOTE: For all waveforms, $V_M = 1.5V$
The shaded areas indicate when the input is permitted to change for predictable output performance

TEST CIRCUIT AND WAVEFORM



Test Circuit for 3-State Outputs



Input Pulse Definitions

SWITCH POSITION

TEST	SWITCH
t_{PLZ}	closed
t_{PZL}	closed
All other	open

INPUT PULSE REQUIREMENTS

Amplitude	Rep. Rate	t_w	t_R	t_F
3.0V	1MHz	500ns	2.5ns	2.5ns

DEFINITIONS:

- R_L = Load Resistor; see AC Characteristics for value.
- C_L = Load capacitance includes jig and probe capacitance; see AC Characteristics for value.
- R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

7110826 0085405 887

September 2, 1993

610