



ICD2053B

Programmable Clock Generator

Features

- Clock outputs ranging from 391 kHz to 100 MHz (TTL levels) or 90 MHz (CMOS levels)
- 2-wire serial interface facilitates programmable output frequency
- Phase-Locked Loop oscillator input derived from external reference clock (1 MHz to 25 MHz) or External Crystal (2 MHz to 24 MHz)
- Three-State output control disables output for test purposes
- Sophisticated internal loop filter requires no external components or manufacturing tweaks as commonly required with external filters
- Low power consumption makes device ideal for power- and space-critical applications
- 8-pin 150-mil packaging achieves minimum footprint for space-critical applications
- 5V operation

• High-speed CMOS technology


Functional Description

The ICD2053B Programmable Clock Generator offers a fully user-programmable phase-locked loop in a single 8-pin package. The output may be changed "on the fly" to any desired frequency value between 391 kHz and 100 MHz (90 MHz at CMOS levels). The ICD2053B is ideally suited for any design in which package size, power, and/or frequency programmability are important design issues.

The ability to dynamically change the output frequency adds a whole new degree of freedom for the designer. Some examples of the uses for this device include: laptop computers, in which slowing the speed of operation can mean less power consumption; graphics board dot clocks to allow dynamic synchronization of different brands of monitors or display formats; on-board test strategies where the ability to skew a system's desired frequency (e.g., $\pm 10\%$) allows worst-case evaluation.

Logic Block Diagram

Pin Configuration





Pin Summary

Name	Number	Description
XTALOUT ^[1, 2]	1	Reference crystal feedback
SCLK	2	Serial clock input line for programming purposes
GND	3	Ground
DATA	4	Serial data input line for programming purposes
CLKOUT	5	Programmable clock output. This clock output can be three-stated by either pin 7, when it is configured as an Output Enable pin, or by bit 1 of the Control register.
V _{DD}	6	+5 volts
MUXREF/OE	7	If bit 3 (Pin 7 Usage) in the Control register is set to 1, this input pin controls the multiplexed reference frequency function. The operation is defined in <i>Table 1</i> . If bit 3 (Pin 7 Usage) in the Control Register is set to 0, this input pin controls the three-state output function. The operation is defined in <i>Table 1</i> . On power-up, pin 7 implements the OE function; a HIGH on pin 7 enables CLKOUT. An internal pull-up allows pin to be not-connected.
XTALIN ^[1, 2]	8	Reference crystal input or external reference input (f_{REF})

ICD2053B Registers

The ICD2053B contains two registers, Control and Program.

These registers are written using a protocol which uses a Protocol word = 011110 to distinguish Control register data from Program register data. This Protocol word is recognized by the four sequential 1s; therefore, all other data sent must have a 0 bit stuffed in after each sequence of three sequential 1s (whether originally followed by a 1 or a 0). This is called bit-stuffing.

Please see the example under "Program Register Example" and the "Frequency Modification Procedure" section. Following is a bit-stuffing example (read right to left, LSB to MSB):

To send this programming data: 1111 0111 1110 111111

Transmit this serial bit stream: 10111 00111 01110 01110111

All serial words are shifted in bit-serially starting with the LSB. A low-to-high transition on SCLK is used to shift data. Whenever the Protocol word is detected, the preceding 8 bits are transferred into the Control register. The control command is then immediately executed.

Control Register

The Control register is used to control the non-frequency setting aspects of the ICD2053B. It is an 8-bit register, which is defined as shown in *Figure 1* and *Table 1*.

At power-up, the Control register is loaded with 0000 0100. This means that the MUXREF Control bit is set to 1, forcing the CLKOUT to equal the reference frequency. The Program register is disabled from loading. The "OE Control" and "Pin 7 Usage" bits are set to 0, implying that pin 7 is an output enable pin.

7	6	5	4	3	2	1	0
0 (Reserved)	0 (Reserved)	Duty Cycle Adjust (Set to 1)	0 (Reserved)	Pin 7 Usage	MUXREF Control	OE Control	Enable Program Word

Figure 1. Control Register

Notes:

1. For best accuracy, use a parallel-resonant crystal.
2. Assume $C_{LOAD} \approx 17$ pF.



Table 1. Control Register

Bit	Definition
RESERVED	For future use. Set to 0.
Duty Cycle Adjust	Set to 1 to reduce duty cycle by approximately 0.7 ns. Normally set to 1.
Pin 7 Usage	Definition of whether pin 7 is MUXREF or OE input pin 0 = Pin 7 is OE input (default) 1 = Pin 7 is MUXREF input
MUXREF Control	Allows internal control of MUXREF. If enabled, this feature automatically multiplexes the reference frequency to the CLKOUT output. This is used to change output glitch-free to new frequencies. 0 = CLKOUT is VCO frequency 1 = CLKOUT is $f_{(REF)}$ (default)
OE Control	Forces the CLKOUT output into a three-state mode 0 = CLKOUT is VCO frequency or $f_{(REF)}$ (default) (depending on current MUXREF state) 1 = CLKOUT is three-stated
Enable Program Word	Enable Program word loading into Program register. When enabled, the Program word may be shifted in. This permits changing the Control register without disturbing Program register data. 0 = Program register is disabled from loading (default) 1 = Program register is enabled to receive data

Program Register

The Program register can be loaded with a 22-bit program-word, the fields of which are defined in *Table 2*.

Table 2. Program Register

Field	# of Bits	Notes
P Counter value (P')	7	MSB (Most Significant Bits)
Duty Cycle Adjust Up (D)	1	Set to logic 1 to increase duty cycle by approx. 0.7 ns. Normally set to 1.
Mux (M)	3	
Q Counter value (Q')	7	
Index (I)	4	LSB (Least Significant Bits)

The VCO frequency, $f_{(VCO)}$, is determined by the following relation:

$$f_{(VCO)} = (2 * f_{(REF)} * P'/Q')$$

where $P' = P - 3$

$Q' = Q - 2$

$f_{(REF)}$ = Reference frequency (1 MHz to 25 MHz)

The value of $f_{(VCO)}$ must remain between 50 MHz and 150 MHz. Therefore, for output frequencies below 50 MHz, $f_{(VCO)}$ must be brought into range. To accomplish this, a post-VCO Divisor is selected by setting the values of the Mux field (M) as follows:

Mux Field (M)

M	Divisor
000	1
001	2
010	4
011	8
100	16
101	32
110	64
111	128

The index field (I) is used to preset the VCO to an appropriate range. The value for this field should be chosen from the following table. (Note that this table is referenced to the VCO frequency $f_{(VCO)}$ rather than to the desired output frequency and that only the MSB is significant.)

Index Field (I)

I	$f_{(VCO)}$ @ 5V
0000	50 to 80 MHz
1000	80 to 150 MHz

To assist with these calculations, Cypress/IC Designs provides the BITCALC program. BITCALC is a Windows™ program for the IBM PC which automatically generates the appropriate programming word from the user's reference input and desired output frequencies.



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Supply Voltage to Ground Potential -0.5V to +7.0V
Input Voltage -0.5V to $V_{DD}+0.5$
Operating Temperature 0°C to +70°C
Storage Temperature -65°C to +150°C
Max. Soldering Temperature (10 sec) +260°C
Junction Temperature +125°C

Static Discharge Voltage Class 1^[3]
(per MIL-STD-883, Method 3015)

Operating Range

Range	Ambient Temperature	V_{DD}
Commercial	0°C to +70°C	5V $\pm$ 10%

Note:

3. Static sensitive <2000V.

Operating Conditions

Parameter	Description	Min.	Max.	Unit
V_{DD}	Supply Voltage	4.5	5.5	V
T_A	Ambient Operating Temperature	0	70	°C
C_L	Load Capacitance		25	pF

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min.	Max.	Unit
V_{OH}	HIGH-level Output Voltage	$I_{OH} = -4.0$ mA	2.4		V
V_{OL}	LOW-level Output Voltage	$I_{OL} = 4.0$ mA		0.4	V
V_{IH}	HIGH-level Input Voltage	Except XTALIN pins	2.0		V
V_{IL}	LOW-level Input Voltage	Except XTALIN pins		0.8	V
V_{IH}	HIGH-level Reference Input Voltage, when DC coupled ^[4]	XTALIN pin only	$V_{DD}-0.8$		V
V_{IL}	LOW-level Reference Input Voltage, when DC coupled ^[4]	XTALIN pin only		0.8	V
I_{IH}	Input HIGH Current	$V_{IN} = 5.0$ V, except SCLK		100	μ A
I_{IL}	Input LOW Current	$V_{IN} = 0.5$ V, except SCLK		-250	μ A
I_{IH}	Input HIGH Current	$V_{IN} = 5.0$ V, SCLK only		250	μ A
I_{IL}	Input LOW Current	$V_{IN} = 0.5$ V, SCLK only		-100	μ A
I_{OZ}	Output Leakage Current	Three-state		10	μ A
I_{DD}	Power Supply Current	$V_{DD}=V_{DD}$ max., 100 MHz, $V_{IN}=V_{DD}$ or 0V	13	50	mA

Capacitance

Parameter	Description	Max.	Unit
C_{IN}	Input Capacitance, except XTALIN pin	10	pF
C_{IN}	Input Capacitance, XTALIN pin	34	pF

Switching Characteristics Over the Operating Range

Parameter	Name	Description	Min.	Max.	Unit
$f_{(REF)}$	Reference Frequency	Reference Oscillator nominal value ^[4]	1	25	MHz
$t_{(REF)}$	Reference Clock Period	$t_{(REF)} = 1/f_{(REF)}$	40	1000	ns
t_1	Reference Clock HIGH Time	Input pulse width HIGH for reference. Measured at $V_{DD}/2$, DC coupled. ^[4]	16		ns

Note:

4. See Externally Driven Crystal Oscillator section of the "Crystal Oscillator Topics" Application Note. For AC coupling, use an input duty cycle near 50%.



Switching Characteristics Over the Operating Range (continued)

Parameter	Name	Description		Min.	Max.	Unit
t ₂	Output Period	CLKOUT period (frequency), TTL levels		10 (100 MHz)	2560 (391 kHz)	ns
		CLKOUT period (frequency), CMOS levels		11.1 (90 MHz)	2560 (391 kHz)	
t ₃	Output Duty Cycle (t ₀ /t ₂)	Duty cycle of CLKOUT measured at 1.4V (TTL) threshold	f _(OUT) < 50 MHz AND post-divide ≥ 2	45%	55%	
			f _(OUT) > 50 MHz OR post-divide = 1	40%	60%	
		Duty cycle of CLKOUT measured at V _{DD} /2 (CMOS) threshold	post-divide ≥ 2	45%	55%	
			post-divide = 1	40%	60%	
t ₄	Rise Time	Rise time for the clock output into a 25 pF load	TTL 0.4V to 2.4V		3	ns
			CMOS, 0.1V _{DD} to 0.9V _{DD}		6	
t ₅	Fall Time	Fall time for the clock output into a 25 pF load	TTL 0.4V to 2.4V		3	ns
			CMOS, 0.1V _{DD} to 0.9V _{DD}		6	
t ₆	SCLK HIGH Time	Minimum HIGH time for the SCLK clock		450		ns
t ₇	Clock Valid	Time required for the CLKOUT oscillator to become valid after last SCLK clock ^[5]		t _(REF)	3 * t _(REF) + 25	ns
t ₈	Serial Data Set-up	Time required for the data to be valid prior to the rising edge of SCLK		15		ns
t ₉	Hold	Time required for the data to remain valid after the rising edge of SCLK		0		ns
t ₁₀	Delay, MUXREF ^[6] Asserted to CLKOUT HIGH	Time for CLKOUT to go HIGH after assertion of MUXREF ^[6]		0	t _{old} + 25	ns
t ₁₁	Transition, f _(OLD) to f _(REF)	Delay of first falling edge of f _(REF) signal at output		t ₁₃	t _(REF) + 25	ns
t ₁₂	Reference Output High Time	Output during MUXREF ^[6] , reference DC coupled		t ₁₆ – 10	t ₁₆ + 10	ns
t ₁₃	Reference Output Low Time	Output during MUXREF ^[6] , reference DC coupled		t ₁ – 10	t ₁ + 10	ns
t ₁₄	Transition, f _(REF) to f _(NEW)	Time for CLKOUT to go HIGH after release of MUXREF ^[6]		0	t _(REF) + 25	ns
t ₁₅	Transition, MUXREF ^[6] released to CLKOUT LOW	Delay of first falling edge of f _(NEW) signal at output		t _{new} /2	t _{new} * 3/2 + 25	ns
t ₁₆	Reference Clock Low Time	Input pulse width low for reference. Measured at V _{DD} /2, DC coupled ^[4]		18		ns
t ₁₇	Reference Input Rise/Fall	Rise/fall time for DC coupled reference input ^[4]			t _(REF) /10	ns
t ₁₈	Output Enable Delay	Delay from Output Enable HIGH to Output Valid		0	20	ns
t ₁₉	Output Disable Delay	Delay from Output Enable LOW to Output Floating		0	20	ns
t _{old}	Original Period	Output period before reprogramming, 1/f _(OLD)				
t _{new}	New Period	Output period after reprogramming, 1/f _(NEW)				
t _{lock}	VCO Lock Time	Time for VCO to lock onto new f _(VCO) within 0.1%			10	msec
t ₂₀	SCLK LOW Time	Minimum LOW time for the SCLK clock		450		ns


Notes:

5. This is the time for the serial word shifted in to take effect, including the Control Word output enable bit. The VCO stabilization time is separate.
6. Pin or internal bit.




Switching Waveforms

Rise and Fall Times




2053b-3

Serial Programming Timing




2053b-4

MUXREF Timing^[7]



2053b-5

Three-State Timing



2053b-6

Note:

- Identical behavior is exhibited when the internal MUXREF bit in the Control register is HIGH.



Ordering Information

Ordering Code	Package Name	Package Type	Operating Range
ICD2053BSC-1	S8	8-Pin (150-Mil) SOIC	

Document #: 38-00412-A

Windows is a trademark of Microsoft Corporation.

Package Diagrams

8-Lead (150-Mil) SOIC S8

PIN 1 ID IS OPTIONAL,
ROUND ON SINGLE LEADFRAME
RECTANGULAR ON MATRIX LEADFRAME

