ASSP For Power Supply Applications

5 ch DC/DC Converter IC with Synchronous Rectification

MB39A115

■ DESCRIPTION

The MB39A115 is a 5-channel DC/DC converter IC using pulse width modulation (PWM), and the MB39A115 is suitable for up conversion, down conversion, and up/down conversion. The MB39A115 is built in 5 channels into TSSOP-38P/BCC-40P package and operates at 2 MHz maximum and, this IC can control and soft-start at each channel. The MB39A115 is suitable for power supply of high performance potable instruments such as a digital still camera (DSC).

■ FEATURES

• Supports for down-conversion with synchronous rectification (ch.1)

• Supports for down-conversion and up/down Zeta conversion (ch.2 to ch.4)

Supports for up-conversion and up/down Sepic conversion (ch.5)

Low voltage start-up (ch.5) : 1.7 V
 Power supply voltage range : 2.5 V to 11 V

• Reference voltage : 2.0 V \pm 1%

• Error amplifier threshold voltage : 1.0 V \pm 1% (ch.1) , 1.23 V \pm 1% (ch.2 to ch.5)


• Oscillation frequency range : 200 kHz to 2.0 MHz


Standby current : 0 μA (Typ)
 Built-in soft-start circuit independent of loads
 Built-in totem-pole type output for MOS FET

• Short-circuit detection capability by external signal (-INS terminal)



■ PIN ASSIGNMENTS






■ PIN DISCRIPTIONS

Block	Pin	No.	D:	1/0	December 1
name	TSSOP	ВСС	Pin name	I/O	Description
	36	33	FB1	0	Error amplifier output terminal.
	37	34	-INE1	I	Error amplifier inverted input terminal.
	38	35	CS1	_	Soft-start setting capacitor connection terminal.
ch.1	34	31	OUT1-1	0	P-ch drive output terminal. (External main side FET gate driving)
	33	30	OUT1-2	0	N-ch drive output terminal. (External synchronous rectification side FET gate driving).
	4	40	DTC2	ı	Dead time control terminal.
	3	39	FB2	0	Error amplifier output terminal.
ch.2	2	38	-INE2	ı	Error amplifier inverted input terminal.
	1	37	CS2		Soft-start setting capacitor connection terminal.
	32	29	OUT2	0	P-ch drive output terminal.
	16	12	DTC3	I	Dead time control terminal.
	17	13	FB3	0	Error amplifier output terminal.
ch.3	18	14	-INE3	I	Error amplifier inverted input terminal.
	19	15	CS3		Soft-start setting capacitor connection terminal.
	31	28	OUT3	0	P-ch drive output terminal.
	23	20	DTC4	ı	Dead time control terminal.
	22	19	FB4	0	Error amplifier output terminal.
ch.4	21	18	-INE4	I	Error amplifier inverted input terminal.
	20	17	CS4		Soft-start setting capacitor connection terminal.
	30	27	OUT4	0	P-ch drive output terminal.
	24	21	DTC5	I	Dead time control terminal.
	25	22	FB5	0	Error amplifier output terminal.
ch.5	26	23	-INE5	I	Error amplifier inverted input terminal.
	27	24	CS5		Soft-start setting capacitor connection terminal.
	29	26	OUT5	0	N-ch drive output terminal.
OSC	13	9	CT		Triangular wave frequency setting capacitor connection terminal.
	12	8	RT	_	Triangular wave frequency setting resistor connection terminal.

Block	Pin	No.	Din nama	1/0	Deceriation
name	TSSOP	всс	Pin name	I/O	Description
	6	2	CTL	I	Power supply control terminal.
	7	3	CTL3	I	ch.3 control terminal.
Control	8	4	CTL4	I	ch.4 control terminal.
Control	9	5	CTL5	I	ch.5 control terminal.
	15	11	CSCP	_	Short-circuit detection circuit capacitor connection terminal.
	10	6	-INS	I	Short-circuit detection comparator inverted input terminal.
	35	32	VCCO	_	Drive output block power supply terminal.
	5	1	VCC	_	Power supply terminal.
Power	11	7	VREF	0	Reference voltage output terminal.
	28	25	GNDO	_	Drive output block ground terminal.
	14	10	GND	_	Ground terminal.

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rat	Unit	
Faranietei	Syllibol	Condition	Min	Max	Oilit
Power supply voltage	Vcc	VCC, VCCO terminals	_	12	V
Output current	lo	OUT1 to OUT5 terminals	_	20	mA
Peak output current	ЮР	OUT1 to OUT5 terminals Duty ≤ 5% (t = 1/fosc × Duty)	_	400	mA
Power dissipation	Po	Ta ≤ +25 °C (TSSOP-38P)	_	1680*1	mW
Fower dissipation	רט	Ta ≤ +25 °C (BCC-40P)	_	1020*2	mW
Storage temperature	Тѕтс	_	-55	+125	°C

^{*1 :} When mounted on a $76 \times 76 \times 1.6$ mm FR-4 boards.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Cumbal	Condition		Unit		
Farameter	Symbol	Condition	Min	Тур	Max	Offic
Start power supply voltage	Vcc	VCC, VCCO terminals (ch.5)	1.7	_	11	٧
Power supply voltage	Vcc	VCC, VCCO terminals (ch.1 to ch.5)	2.5	7	11	٧
Reference voltage output current	IREF	VREF terminal	-1		0	mA
	VINE	-INE1 to -INE5 terminals	0		Vcc - 0.9	V
Input voltage	VINE	-INS terminal	0	_	V _{REF}	V
	V _{DTC}	DTC2 to DTC5 terminals	0	_	VREF	V
Control Input voltage	Vctl	CTL, CTL3 to CTL5 terminals	0		11	٧
Output current	lo	OUT1 to OUT5 terminals	-15		+15	mA
Oscillation frequency	fosc	*	0.2	1.0	2.0	MHz
Timing capacitor	Ст	_	27	100	680	pF
Timing resistor	R⊤	_	3.0	6.2	39	kΩ
Soft-start capacitor	Cs	CS1 to CS5 terminals		0.1	1.0	μF
Short-circuit detection capacitor	CSCP	_	_	0.1	1.0	μF
Reference voltage output capacitor	Cref	_		0.1	1.0	μF
Operating ambient temperature	Та	_	-30	+25	+85	°C

^{* :} Refer to "■ SETTING THE TRIANGULAR WAVE OSCILLATION FREQUENCY".

^{*2 :} When mounted on a 117 \times 84 \times 0.8 mm FR-4 boards.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

> No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ ELECTRICAL CHARACTERISTICS

(VCC = VCCO = 7 V, Ta = +25 °C)

Danamata:		0	D' N	,	- 700			
Parameter		Symbol	Pin No.	Conditions	Min	Тур	Max	Unit
		V _{REF1}	11	VREF = 0 mA	1.98	2.00	2.02	V
	Output voltage	V _{REF2}	11	VCC = 2.5 V to 11 V	1.975	2.000	2.025	V
		V _{REF3}	11	VREF = 0 mA to -1 mA	1.975	2.000	2.025	V
Reference	Input stability	Line	11	VCC = 2.5 V to 11 V	_	2*	_	mV
Voltage Block [VREF]	Load stability	Load	11	VREF = 0 mA to -1 mA	_	2*	_	mV
[VIXEI]	Temperature stability	ΔV _{REF} /	11	Ta = 0 °C to +85 °C	_	0.20*		%
	Short-circuit output current	los	11	VREF = 0 V	_	-300*	_	mA
Under voltage lockout	Threshold voltage	Vтн	34	VCC = _F	1.7	1.8	1.9	V
protection circuit Block (ch.1 to ch.4)	Hysteresis width	Vн	34	_	0.05	0.1	0.2	V
[UVLO2]	Reset voltage	V _{RST}	34	VCC = 7	1.55	1.7	1.85	V
Under voltage lockout	Threshold voltage	Vтн	30	VCC = _	1.35	1.5	1.65	V
protection circuit Block (ch.5)	Hysteresis width	Vн	30	_	0.02	0.05	0.1	V
[UVLO1]	Reset voltage	Vrst	30	VCC = V	1.27	1.45	1.63	V
Short-circuit detection Block	Threshold voltage	Vтн	15	_	0.65	0.70	0.75	٧
[SCP]	Input source current	Icscp	15	_	-1.4	-1.0	-0.6	μА
	Oscillation	fosc ₁	29 to 34	CT = 100 pF, RT = 6.2 kΩ	0.95	1.0	1.05	MHz
Triangular Wave Oscilla-	frequency	fosc ₂	29 to 34	CT = 100 pF, RT = 6.2 kΩ VCC = 2.5 V to 11 V	0.945	1.00	1.055	MHz
tor Block	Frequency Input stability	Δ fosc/	29 to 34	CT = 100 pF, RT = $6.2 \text{ k}\Omega$ VCC = $2.5 \text{ V to } 11 \text{ V}$	_	1.0*		%
	Frequency temperature stability	Δfosc/ fosc	29 to 34	CT = 100 pF, RT = 6.2 k Ω Ta = 0 °C to +85 °C	_	1.0*	_	%
Soft-Start Block (ch.1, ch.2) [CS1, CS2]	Charge current	Ics	1, 38	CS1, CS2 = 0 V	-13	-10	-7	μΑ
Soft-Start Block (ch.3 to ch.5) [CS3 to CS5]	Charge current	Ics	19, 20, 27	CS3 to CS5 = 0 V	-1.3	-1.0	-0.7	μΑ

(VCC = VCCO = 7 V, Ta = +25 °C)

Dorom	Parameter		Pin No.	Condition		Value		Unit
Param	ieter	Symbol	PIN NO.	Condition	Min	Тур	Max	Unit
	Threshold	V _{TH1}	37	VCC = 2.5 V to 11 V Ta = +25 °C	0.990	1.000	1.010	V
	voltage	V _{TH2}	37	VCC = 2.5 V to 11 V Ta = 0 °C to +85 °C	0.988	1.000	1.012	V
	Temperature stability	ΔV _{TH} / V _{TH}	37	Ta = 0 °C to +85 °C		0.1*		%
Error Amp Block	Input bias current	Ів	37	-INE1 = 0 V	-120	-30	_	nA
(ch.1)	Voltage gain	Av	36	DC		100*	—	dB
[Error Amp1]	Frequency bandwidth	BW	36	Av = 0 dB		1.4*	_	MHz
	Output	Vон	36	_	1.7	1.9	_	V
	voltage	Vol	36	_	_	40	200	mV
	Output source current	source Isource		FB1 = 0.65 V	_	-2	-1	mA
	Output sink current	İsink	36	FB1 = 0.65 V	150	200	_	μА
	Threshold	V _{TH1}	2, 18, 21, 26	VCC = 2.5 V to 11 V Ta = +25 °C	1.217	1.230	1.243	V
	voltage	V _{TH2}	2, 18, 21, 26	VCC = 2.5 V to 11 V Ta = 0 °C to +85 °C	1.215	1.230	1.245	V
	Temperature stability	ΔV _{TH} / V _{TH}	2, 18, 21, 26	Ta = 0 °C to +85 °C	_	0.1*	_	%
	Input bias current	lв	2, 18, 21, 26	-INE2 to -INE5 = 0 V	-120	-30	_	nA
Error Amp Block (ch.2 to ch.5)	Voltage gain	Av	3, 17, 22, 25	DC		100*		dB
[Error Amp2 to Error Amp5]	Frequency bandwidth	BW	3, 17, 22, 25	$A_V = 0 dB$	_	1.4*	_	MHz
	Output	Vон	3, 17, 22, 25	_	1.7	1.9	_	V
	voltage	Vol	3, 17, 22, 25	_	_	40	200	mV
	Output source current	Isource	3, 17, 22, 25	FB2 to FB5 = 0.65 V		-2	-1	mA
	Output sink current	İsink	3, 17, 22, 25	FB2 to FB5 = 0.65 V	150	200		μА

(Continued)


(VCC = VCCO = 7 V, Ta = +25 °C)


Param	Parameter		Pin No.	Condition		Unit		
Paraili	etei	Symbol	PIII NO.	Condition	Min	Тур	Max	Ollic
PWM Threshold		V _{T0}	29 to 34	Duty cycle = 0%	0.35	0.4	0.45	V
Comparator Block	voltage	V _{T100}	29 to 34	Duty cycle = 100%	0.85	0.9	0.95	V
(ch.1 to ch.5) [PWM Comp.1 to PWM Comp.5]	Input current	Іртс	4, 16, 23, 24	DTC = 0.4 V	-2.0	-0.6		μА
	Output source current	Isource	29 to 34	$\begin{array}{l} \text{Duty} \leq 5\% \text{ (t = 1/fosc} \times \text{Duty)} \\ \text{OUT } = 0 \text{ V} \end{array}$		-300*		mA
Output Block	Output sink current	İsink	29 to 34	$\begin{array}{l} \text{Duty} \leq 5\% \text{ (t = 1/fosc} \times \text{Duty)} \\ \text{OUT} = 7 \text{ V} \end{array}$		300*		mA
(ch.1 to ch.5) [Drive1 to Drive5]	Output on	Rон	29 to 34	OUT = - 15 mA	_	9	18	Ω
	resistor	Rol	29 to 34	OUT = 15 mA	_	9	14	Ω
	Dead time	t D1	33, 34	OUT2 ₹ – OUT1 ₹	_	50*		ns
		t D2	33, 34	OUT1 🖟 – OUT2 🖟	_	50*		ns
Short-Circuit Detection Block	Threshold voltage	Vтн	34	4 —		1.00	1.03	٧
[SCP Comp.]	Input bias current	Ів	10	-INS = 0 V	-25	-20	-17	μА
Control Block	Output on condition	ViH	6, 7 to 9	CTL, CTL3 to CTL5	1.5	_	11	٧
(CTL, CTL3 to CTL5)	Output off condition	VIL	6, 7 to 9	CTL, CTL3 to CTL5	0	_	0.5	٧
[CTL, CHCTL]	Input current	Істьн	6, 7 to 9	CTL, CTL3 to CTL5 = 3 V	5	30	60	μΑ
	input current	ICTLL	6, 7 to 9	CTL, CTL3 to CTL5 = 0 V	_	_	1	μΑ
	Standby	Iccs	5	CTL, CTL3 to CTL5 = 0 V	_	0	2	μΑ
General	current	Iccso	35	CTL = 0 V		0	1	μΑ
	Power supply current	Icc	5	CTL = 3 V	_	4	6	mA


^{*:} Standard design value

Note: The pin numbers referred are present on TSSOP-38P package.

■ TYPICAL CHARACTERISTICS







■ FUNCTIONAL DESCRIPTION

1. DC/DC Converter Function

(1) Reference voltage block (VREF)

The reference voltage circuit uses the voltage supplied from the VCC terminal (pin 5) to generate a temperature compensated stable voltage (2.0 V Typ) used as the reference voltage for the internal circuits of the IC. It is also possible to supply the load current of up to 1 mA to external circuits as a reference voltage through the VREF terminal (pin 11).

(2) Triangular wave oscillator block (OSC)

The triangular wave oscillator block generates the triangular wave oscillation waveform width with 0.4 V to 0.9 V by the timing resistor (R_T) connected to the RT terminal (pin 12), and the timing capacitor (C_T) connected to the CT terminal (pin 13). The triangular wave is input to the PWM comparator circuits on the IC.

(3) Error amplifier block (Error Amp1 to Error Amp5)

The error amplifier detects output voltage of the DC/DC converter and outputs PWM control signals. An arbitrary loop gain can be set by connecting a feedback resistor and capacitor from the output terminal to inverted input terminal of the error amplifier, enabling stable phase compensation for the system.

You can prevent surge currents when the IC is turned on by connecting soft-start capacitors to the CS1 terminal (pin 38) to CS5 terminal (pin 27) which are the noninverting input terminals of the error amplifier. The IC is started up at constant soft-start time intervals independent of the output load of the DC-DC converter.

(4) PWM comparator block (PWM Comp.1 to PWM Comp.5)

The PWM comparator block is a voltage-pulse width converter that controls the output duty depending on the input/output voltage.

An external output transistor is turned on, during intervals when the error amplifier output voltage and DTC voltage is higher than the triangular wave voltage.

(5) Output block (Drive1 to Drive5)

The output circuit uses a totem-pole configuration and is capable of driving an external P-ch MOS FET (main side of ch.1, ch.2, ch.3 and ch.4) and N-ch MOS FET (synchronous rectification side of ch.1 and ch.5).

2. Channel Control Function


Use the CTL terminal (pin 6), CS1 terminal (pin 38), CS2 terminal (pin 1), CTL3 terminal (pin 7), CTL4 terminal (pin 8), and CTL5 terminal (pin 9) to set ON/OFF to the main and each channels.

On/off setting conditions for each channel

CTL	CS1	CS2	CTL3	CTL4	CTL5	Power	ch.1	ch.2	ch.3	ch.4	ch.5
L	Х	Х	Х	Х	Х	OFF	OFF	OFF	OFF	OFF	OFF
Н	GND	GND	L	L	L	ON	OFF	OFF	OFF	OFF	OFF
Н	HiZ	GND	L	L	L	ON	ON	OFF	OFF	OFF	OFF
Н	GND	HiZ	L	L	L	ON	OFF	ON	OFF	OFF	OFF
Н	GND	GND	Н	L	L	ON	OFF	OFF	ON	OFF	OFF
Н	GND	GND	L	Н	L	ON	OFF	OFF	OFF	ON	OFF
Н	GND	GND	L	L	Н	ON	OFF	OFF	OFF	OFF	ON
Н	HiZ	HiZ	Н	Н	Н	ON	ON	ON	ON	ON	ON

Note: Note that current which is over stand-by current flows into VCC terminal when the CTL terminal is in "L" level and one of the terminals between CTL3 to CTL5 terminals is set to "H" level.

(Refer to CTL3 to CTL5 terminals equivalent circuit)



3. Protection Function

(1) Timer-latch short circuit protection circuit (SCP, SCP Comp.)

The short-circuit detection comparator (SCP) detects the output voltage level of each channel. If the output voltage of any channel is lower than the short-circuit detection voltage, the timer circuit is actuated to start charging to the capacitor (Cscp) externally connected to the CSCP terminal (pin 15).

When the capacitor (Cscp) voltage becomes about 0.7 V, the output transistor is turned off and the dead time is set to 100%.

The short-circuit detection from external input is capable by using –INS terminal (pin 10).

When the protection circuit is actuated, the power supply is recycled or the CTL terminal (pin 6) is set to "L" level, resetting the latch as the voltage at the VREF terminal (pin 11) becomes 1.27 V (Min) or less (Refer to "ESETTING THE TIME CONSTANT FOR TIMER-LATCH SHORT-CIRCUIT PROTECTION CIRCUIT").

(2) Under-voltage lockout protection circuit (UVLO)

The transient state or a momentary decrease in the power supply voltage, which occurs when the power supply is turned on, may cause the control IC to malfunction, resulting in the breakdown or degradation of the system. To prevent such malfunctions, under-voltage lockout protection circuit detects a decrease in internal reference voltage level with respect to the power supply voltage, turns off the output transistor, and sets the dead time to 100% while holding the CSCP terminal (pin 15) at the "L" level.


The system returns to the normal state when the power supply voltage reaches the threshold voltage of the under-voltage lockout protection circuit.


■ PROTECTION CIRCUIT OPERATING FUNCTION TABLE

The following table shows the state that the protection circuit is operating.

Operation circuit	OUT1-1	OUT1-2	OUT2	OUT3	OUT4	OUT5
Short-circuit protection circuit	<u>H</u>	L	<u>H</u>	<u>H</u>	<u>H</u>	L
Under voltage lockout protection circuit	<u>H</u>	L	<u>H</u>	<u>H</u>	<u>H</u>	L

■ SETTING THE OUTPUT VOLTAGE





■ SETTING THE TRIANGULAR WAVE OSCILLATION FREQUENCY

The triangular wave oscillation frequency can be set by connecting a timing resistor (R_T) to the RT terminal (pin 12) and a timing capacitor (C_T) to the CT terminal (pin 13).

Triangular wave oscillation frequency: fosc

■ SETTING THE SOFT-START TIME

To prevent rush currents when the IC is turned on, you can set a soft-start by connecting soft-start capacitors (C_{S1} to C_{S5}) to the CS1 terminal (pin 38) to CS5 terminal (pin 27) respectively.


As illustrated below, when each $\overline{\text{CTLX}}$ is set to "L" from "H", ch.1 and ch.2 charge the soft-start capacitors (Cs1 and Cs2) externally connected to the CS1 and CS2 terminals at about 10 μ A.


When each $\overline{\text{CTLX}}$ is set to "H" from "L", ch.3 to ch.5 charge the soft-start capacitors (Cs3 to Cs5) externally connected to the CS3 to CS5 terminals at about 1 μ A.

The error amplifier output (FB1 to FB5 terminals) is determined by comparison between the lower voltage of the two non-inverted input terminal voltage (1.23 V (ch.1:1.0 V), CS terminal voltage) and the inverted input terminal voltage (–INE1 to –INE5 terminal). The FB terminal voltage is decided for the soft-start period (CS terminal voltage < 1.23 V (ch.1:1.0 V)) by the comparison between –INE terminal voltage and CS terminal voltage. The DC/DC converter output voltage rises in proportion to the CS terminal voltage as the soft-start capacitor externally connected to the CS terminal is charged. The soft-start time is obtained from the following formula:

Soft-start time: ts (time until output 100%)


ch.1 : ts (s) \neq 0.100 × Csx (μ F) ch.2 : ts (s) \neq 0.123 × Csx (μ F) ch.3 to ch.5 : ts (s) \neq 1.23 × Csx (μ F)





■ PROCESSING WHEN NOT USING CS TERMINAL

When soft-start function is not used, leave the CS1 terminal (pin 38), the CS2 terminal (pin 1), the CS3 terminal (pin 19), the CS4 terminal (pin 20) and the CS5 terminal (pin 27) open.



■ SETTING THE TIME CONSTANT FOR TIMER-LATCH SHORT-CIRCUIT PROTECTION CIRCUIT

Each channel uses the short-circuit detection comparator (SCP Comp.) to always compare the error amplifier's output level to the reference voltage.

While DC/DC converter load conditions are stable on all channels, the short-circuit detection comparator output remains at "L" level, and the CSCP terminal (pin 15) is held at "L" level.

If the load condition on a channel changes rapidly due to a short-circuit of the load, causing the output voltage to drop, the output of the short-circuit detection comparator on that channel goes to "H" level.

This causes the external short-circuit protection capacitor C_{SCP} connected to the CSCP terminal (pin 15) to be charged at 1 μ A.


Short-circuit detection time: tcscp

tcscp (s)
$$\Rightarrow$$
 0.70 \times Cscp (μ F)

When the capacitor C_{SCP} is charged to the threshold voltage ($V_{TH} \doteqdot 0.70 \text{ V}$), the latch is set to and the external FET is turned off (dead time is set to 100%). At this time, the latch input is closed and CSCP terminal (pin 15) is held at "L" level.


The short-circuit detection from external input is capable by using –INS terminal (pin 10) . In this case, the short-circuit detection operates when the –INS terminal voltage becomes the level of the threthold voltage ($V_{TH} \doteqdot IV$) or less.

Note that the latch is reset as the voltage at the VREF terminal (pin 11) is decreased to 1.27 V (Min) or less by either recycling the power supply or setting the CTL terminal (pin 6) to "L" level.



■ PROCESSING WHEN NOT USING CSCP TERMINAL

To disable the timer-latch short-circuit protection circuit, connect the CSCP terminal (pin 15) to GND in the shortest distance.





■ SETTING THE DEAD TIME

When the device is set for step-up or inverted output based on the step-up, step-up/down Zeta method, step up/down Sepic method, or flyback method, the FB terminal voltage may reach and exceed the triangular wave voltage due to load fluctuation. If this is the case, the output transistor is fixed to a full-ON state (ON duty = 100%). To prevent this, set the maximum duty of the output transistor.

When the DTC terminal is opened the maximum duty is 90% (Typ) because of this IC built-in resistor which sets the DTC terminal voltage.

To disable the DTC terminal, connect it to the VREF terminal (pin 11) as illustrated below (when dead time is not set).





To change the maximum duty using external resistors, set the DTC terminal voltage by dividing resistance using the VREF voltage. Refer to "When dead time is set: (Setting by external resistors)."

It is possible to set without regard for the built-in resistance value (including tolerance) when setting the external resistance value to 1/10 of the built-in resistance or less.

Note that the VREF load current must be set such that the total current for all the channels does not exceed 1 mA.


When the DTC terminal voltage is higher than the triangular wave voltage, the output transistor is turned on. The formula for calculating the maximum duty is as follows, assuming that the triangular wave amplitude and triangular wave lower limit voltage are about 0.5 V and 0.4 V, respectively.

DUTY (ON) Max
$$\Rightarrow \frac{Vdt - 0.4 V}{0.5 V} \times 100 (\%)$$

$$Vdt = \frac{Rb}{Ra + Rb} \times VREF \text{ (condition : } Ra < \frac{R1}{10} \text{ , } Rb < \frac{R2}{10} \text{)}$$

Note: DUTY obtained by the above-mentioned formula is a calculated value. For setting, refer to "ON Duty vs. DTC Terminal Voltage" in "

TYPICAL CHARACTERISTICS".



Setting example (for an aim maximum ON duty of 80% (Vdt = 0.8 V) with Ra = 13.7 k Ω and Rb = 9.1 k Ω)

• Calculation using external resistors Ra and Rb only

$$Vdt = \frac{Rb}{Ra + Rb} \times VREF \neq 0.80 V$$

$$DUTY (ON) Max \neq \frac{Vdt - 0.4 V}{0.5 V} \times 100 (\%) \neq 80\% \cdot \cdot \cdot \cdot (1)$$

• Calculation taking account of the built-in resistor (tolerance ± 20%) also

$$Vdt = \frac{(Rb, R2 \ Combined \ resistance)}{(Ra, R1 \ Combined \ resistance) \ + \ (Rb, R2 \ Combined \ resistance)} \times VREF \\ \stackrel{?}{=} 0.80 \ V \\ \stackrel{?}{=} 0.13\%$$

$$DUTY (ON) \ Max \\ \stackrel{?}{=} \frac{Vdt - 0.4 \ V}{0.5 \ V} \times 100 \ (\%) \\ \stackrel{?}{=} 80\% \\ \stackrel{?}{=} 0.2\% \\ \stackrel{?}{$$

Based on (1) and (2) above, selecting external resistances of 1/10th or less of the built-in resistance enables the built-in resistance to be ignored.

As for the duty dispersion, please expect \pm 5% at (fosc = 1 MHz) due to the dispersion of a triangular wave amplitude.


■ OPERATION EXPLANATION WHEN CTL TURNING ON AND OFF


When CTL is turned on, internal reference voltage VR and VREF generate. When VREF exceeds each threshold voltage (VTH1, 2) of UVLO1 and UVLO2 (under voltage lockout protection circuit), UVLO1 and UVLO2 are released, and the operation of output drive circuit of each channel becomes possible.

When CTL is off, VR and VREF fall. When VREF decreases and UVLO1 and UVLO2 fall below each reset voltage (VRST1, 2), UVLO operates and output drive circuit of each channel is forcibly done the operation stop, and makes the output an off state.

In the period until reaching to 2.0 V by VREF voltage after UVLO1 and UVLO2 are released by turning on CTL (refer to a and b in "• Timing chart") and the period until decreasing of VREF from 2.0 V after off CTL and operating of UVLO1 and UVLO2 (refer to a' and b' in "• Timing chart"), the bias voltage and the bias current in IC do not reach a prescribed value because VREF which is the reference voltage does not reach 2.0 V, and the speed of response of IC has decreased.

Moreover, when in this period IC does the input sudden charge or the load sudden charge or turning on and off of CTL3 to CTL5, IC cannot conform and the output might overshoot. Therefore, impress the voltage to CTL terminal by which the VREF voltage never stays in the above-mentioned period.







■ ABOUT THE LOW VOLTAGE OPERATION


1.7 V or more is necessary for the VCC terminal (pin 5) and the VCCO terminal (pin 35) for the self-power supply type to use the step-up circuit as the start voltage.

Even if thereafter VIN voltage decreases to 1.5 V, operation is possible if the VCC terminal voltage and the VCCO terminal voltage rise to 2.5 V or more after start-up. However, it is necessary not to exceed the maximum duty set value by the duty due to the VIN decrease. Including other channels, execute an enough operation margin confirmation when using it.




■ I/O EQUIVALENT CIRCUIT







• Channel control block (ch.3 to ch.5)




- Soft-start block
- Short-circuit detection block






• Short-circuit detection comparator block




- Triangular wave oscillator block (RT)
- VREF (2.0 V) 0.64 V (12) RT GND∜


Triangular wave oscillator block (CT)




• Error amplifier block (ch.1 to ch.5)



X: Each cannel No.



■ APPLICATION EXAMPLE




■ PARTS LIST


COMPONENT	ITEM	SPECII	FICATION	VENDOR	PARTS No.
Q1, Q3 to Q5	P-ch FET	VDS = -20 V, ID = -1.0 A		SANYO	MCH3307
Q2, Q7	N-ch FET	VDS = 30 V, ID = 1.4 A		SANYO	MCH3408
D1 to D4	Diode	VF = 0.4 V (N	lax) , at IF = 1 A	SANYO	SBS004
D7, D9	Diode	VF = 0.55 V (M)	ax), at IF = 0.5 A	SANYO	SB05-05CP
L1	Inductor	4.7 μΗ	1.4 A, 37 m Ω	TDK	RLF5018T-4R7M1R4
L2	Inductor	10 μΗ	$0.94~\text{A},56~\text{m}\Omega$	TDK	RLF5018T-100MR94
L3	Inductor	22 μΗ	$0.63~\text{A},130~\text{m}\Omega$	TDK	RLF5018T-220MR63
L4	Inductor	47 μΗ	$0.59A,210~\text{m}\Omega$	TDK	SLF6028T-470MR59
T2	Transformer		_	SUMIDA	CLQ52 5388-T139
C1, C3, C5, C7	Ceramics Condenser	1 μF	25V	TDK	C3216JB1E105K
C2, C4, C6, C8	Ceramics Condenser	2.2 μF	25V	TDK	C3216JB1E225K
C12	Ceramics Condenser	1 μF	25V	TDK	C3216JB1E105K
C13, C15	Ceramics Condenser	2.2 μF	25V	TDK	C3216JB1E225K
C16, C17, C19	Ceramics Condenser	0.1 μF	50V	TDK	C1608JB1H104K
C18, C20	Ceramics Condenser	1.5 μF	10V	TDK	C2012JB1A155K
C21, C23, C25	Ceramics Condenser	0.1 μF	50V	TDK	C1608JB1H104K
C22, C24, C26	Ceramics Condenser	0.15 μF	16V	TDK	C1608JB1C154K
C27, C30	Ceramics Condenser	0.1 μF	50V	TDK	C1608JB1H104K
C28	Ceramics Condenser	2200 pF	50V	TDK	C1608JB1H222K
C29	Ceramics Condenser	100 pF	50V	TDK	C1608CH1H101J
R14, R18	Resistor	510 Ω	0.5%	ssm	RR0816P-511-D
R15	Resistor	$4.3~\mathrm{k}\Omega$	0.5%	ssm	RR0816P-432-D
R16	Resistor	24 kΩ	0.5%	ssm	RR0816P-243-D
R17, R21, R27	Resistor	1 kΩ	0.5%	ssm	RR0816P-102-D
R19, R20, R26	Resistor	15 k Ω	0.5%	ssm	RR0816P-153-D
R24	Resistor	$3.3~\mathrm{k}\Omega$	0.5%	ssm	RR0816P-332-D
R25	Resistor	22 kΩ	0.5%	ssm	RR0816P-223-D
R30	Resistor	$3~\mathrm{k}\Omega$	0.5%	ssm	RR0816P-302-D
R31	Resistor	43 k Ω	0.5%	ssm	RR0816P-433-D
R32	Resistor	15 k Ω	0.5%	ssm	RR0816P-153-D
R33, R39	Resistor	1 kΩ	0.5%	ssm	RR0816P-102-D
R36	Resistor	12 k Ω	0.5%	ssm	RR0816P-123-D
R37	Resistor	100 k Ω	0.5%	ssm	RR0816P-104-D
R38	Resistor	10 k Ω	0.5%	ssm	RR0816P-103-D
R40	Resistor	33 k Ω	0.5%	ssm	RR0816P-333-D
R41	Resistor	20 kΩ	0.5%	ssm	RR0816P-203-D
R42	Resistor	$6.2~\mathrm{k}\Omega$	0.5%	ssm	RR0816P-622-D


Notes: SANYO : SANYO Electric Co., Ltd.


TDK : TDK Corporation
SUMIDA : Sumida Corporation
ssm : SUSUMU CO., LTD.


■ REFERENCE DATA












■ USAGE PRECAUTIONS


- Printed circuit board ground lines should be set up with consideration for common impedance.
- Take appropriate static electricity measures.
 - Containers for semiconductor materials should have anti-static protection or be made of conductive material.
 - After mounting, printed circuit boards should be stored and shipped in conductive bags or containers.
 - Work platforms, tools, and instruments should be properly grounded.
 - Working personnel should be grounded with resistance of 250 k Ω to 1 M Ω between body and ground.
- Do not apply a negative voltages.
 - The use of negative voltages below –0.3 V may create parasitic transistors on LSI lines, which can cause abnormal operation.


■ ORDERING INFORMATION


Part number	Package	Remarks
MB39A115PFT	38-pin plastic TSSOP (FPT-38P- M03)	
MB39A115PV2	40-pin plastic BCC (LCC-40P-M07)	

■ PACKAGE DIMENSIONS









FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

Edited Business Promotion Dept.