# ASSP For Power Supply Applications 5 ch DC/DC Converter IC with Synchronous Rectification 

## MB39A115

## ■ DESCRIPTION

The MB39A115 is a 5-channel DC/DC converter IC using pulse width modulation (PWM) , and the MB39A115 is suitable for up conversion, down conversion, and up/down converstion. The MB39A115 is built in 5 channels into TSSOP-38P/BCC-40P package and operates at 2 MHz maximum and, this IC can control and soft-start at each channel. The MB39A115 is suitable for power supply of high performance potable instruments such as a digital still camera (DSC).

## - FEATURES

- Supports for down-conversion with synchronous rectification (ch.1)
- Supports for down-conversion and up/down Zeta conversion (ch. 2 to ch.4)
- Supports for up-conversion and up/down Sepic conversion (ch.5)
- Low voltage start-up (ch.5) :1.7 V
- Power supply voltage range $: 2.5 \mathrm{~V}$ to 11 V
- Reference voltage : $2.0 \mathrm{~V} \pm 1 \%$
- Error amplifier threshold voltage $: 1.0 \mathrm{~V} \pm 1 \%$ (ch.1), $1.23 \mathrm{~V} \pm 1 \%$ (ch. 2 to ch.5)
- Oscillation frequency range $: 200 \mathrm{kHz}$ to 2.0 MHz
- Standby current : $0 \mu \mathrm{~A}$ (Typ)
- Built-in soft-start circuit independent of loads
- Built-in totem-pole type output for MOS FET
- Short-circuit detection capability by external signal (-INS terminal)


## MB39A115

## PIN ASSIGNMENTS

TOP VIEW

(Continued)


## PIN DISCRIPTIONS

| Block name | Pin No. |  | Pin name | I/O | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | TSSOP | BCC |  |  |  |
| ch. 1 | 36 | 33 | FB1 | 0 | Error amplifier output terminal. |
|  | 37 | 34 | -INE1 | I | Error amplifier inverted input terminal. |
|  | 38 | 35 | CS1 | - | Soft-start setting capacitor connection terminal. |
|  | 34 | 31 | OUT1-1 | 0 | P-ch drive output terminal. (External main side FET gate driving) |
|  | 33 | 30 | OUT1-2 | 0 | N -ch drive output terminal. (External synchronous rectification side FET gate driving) |
| ch. 2 | 4 | 40 | DTC2 | 1 | Dead time control terminal. |
|  | 3 | 39 | FB2 | 0 | Error amplifier output terminal. |
|  | 2 | 38 | -INE2 | I | Error amplifier inverted input terminal. |
|  | 1 | 37 | CS2 | - | Soft-start setting capacitor connection terminal. |
|  | 32 | 29 | OUT2 | 0 | P-ch drive output terminal. |
| ch. 3 | 16 | 12 | DTC3 | 1 | Dead time control terminal. |
|  | 17 | 13 | FB3 | 0 | Error amplifier output terminal. |
|  | 18 | 14 | -INE3 | 1 | Error amplifier inverted input terminal. |
|  | 19 | 15 | CS3 | - | Soft-start setting capacitor connection terminal. |
|  | 31 | 28 | OUT3 | 0 | P-ch drive output terminal. |
| ch. 4 | 23 | 20 | DTC4 | 1 | Dead time control terminal. |
|  | 22 | 19 | FB4 | 0 | Error amplifier output terminal. |
|  | 21 | 18 | -INE4 | 1 | Error amplifier inverted input terminal. |
|  | 20 | 17 | CS4 | - | Soft-start setting capacitor connection terminal. |
|  | 30 | 27 | OUT4 | 0 | P-ch drive output terminal. |
| ch. 5 | 24 | 21 | DTC5 | I | Dead time control terminal. |
|  | 25 | 22 | FB5 | O | Error amplifier output terminal. |
|  | 26 | 23 | -INE5 | 1 | Error amplifier inverted input terminal. |
|  | 27 | 24 | CS5 | - | Soft-start setting capacitor connection terminal. |
|  | 29 | 26 | OUT5 | 0 | N-ch drive output terminal. |
| OSC | 13 | 9 | CT | - | Triangular wave frequency setting capacitor connection terminal. |
|  | 12 | 8 | RT | - | Triangular wave frequency setting resistor connection terminal. |

(Continued)
(Continued)

| Block name | Pin No. |  | Pin name | I/O | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | TSSOP | BCC |  |  |  |
| Control | 6 | 2 | CTL | 1 | Power supply control terminal. |
|  | 7 | 3 | CTL3 | 1 | ch. 3 control terminal. |
|  | 8 | 4 | CTL4 | 1 | ch. 4 control terminal. |
|  | 9 | 5 | CTL5 | 1 | ch. 5 control terminal. |
|  | 15 | 11 | CSCP | - | Short-circuit detection circuit capacitor connection terminal. |
|  | 10 | 6 | -INS | 1 | Short-circuit detection comparator inverted input terminal. |
| Power | 35 | 32 | VCCO | - | Drive output block power supply terminal. |
|  | 5 | 1 | VCC | - | Power supply terminal. |
|  | 11 | 7 | VREF | 0 | Reference voltage output terminal. |
|  | 28 | 25 | GNDO | - | Drive output block ground terminal. |
|  | 14 | 10 | GND | - | Ground terminal. |

## MB39A115

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Condition | Rating |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| Power supply voltage | Vcc | VCC, VCCO terminals | - | 12 | V |
| Output current | lo | OUT1 to OUT5 terminals | - | 20 | mA |
| Peak output current | lop | OUT1 to OUT5 terminals Duty $\leq 5 \%$ ( $\mathrm{t}=1$ /fosc $\times$ Duty) | - | 400 | mA |
| Power dissipation | Pd | $\mathrm{Ta} \leq+25^{\circ} \mathrm{C}$ (TSSOP-38P) | - | 1680*1 | mW |
|  |  | $\mathrm{Ta} \leq+25^{\circ} \mathrm{C}$ (BCC-40P) | - | 1020*2 | mW |
| Storage temperature | Tsta | - | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |

*1 : When mounted on a $76 \times 76 \times 1.6 \mathrm{~mm}$ FR-4 boards.
*2 : When mounted on a $117 \times 84 \times 0.8 \mathrm{~mm}$ FR-4 boards.
WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Condition | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Start power supply voltage | Vcc | VCC, VCCO terminals (ch.5) | 1.7 | - | 11 | V |
| Power supply voltage | Vcc | VCC, VCCO terminals (ch. 1 to ch.5) | 2.5 | 7 | 11 | V |
| Reference voltage output current | IneF | VREF terminal | -1 | - | 0 | mA |
| Input voltage | Vine | -INE1 to -INE5 terminals | 0 | - | V cc-0.9 | V |
|  |  | -INS terminal | 0 | - | Vref | V |
|  | Vdtc | DTC2 to DTC5 terminals | 0 | - | $V_{\text {ReF }}$ | V |
| Control Input voltage | Vсть | CTL, CTL3 to CTL5 terminals | 0 | - | 11 | V |
| Output current | 10 | OUT1 to OUT5 terminals | -15 | - | +15 | mA |
| Oscillation frequency | fosc | * | 0.2 | 1.0 | 2.0 | MHz |
| Timing capacitor | $\mathrm{C}_{\text {T }}$ | - | 27 | 100 | 680 | pF |
| Timing resistor | RT | - | 3.0 | 6.2 | 39 | k $\Omega$ |
| Soft-start capacitor | Cs | CS1 to CS5 terminals | - | 0.1 | 1.0 | $\mu \mathrm{F}$ |
| Short-circuit detection capacitor | Cscp | - | - | 0.1 | 1.0 | $\mu \mathrm{F}$ |
| Reference voltage output capacitor | Cref | - | - | 0.1 | 1.0 | $\mu \mathrm{F}$ |
| Operating ambient temperature | Ta | - | -30 | +25 | +85 | ${ }^{\circ} \mathrm{C}$ |

[^0]
## MB39A115

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.
Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

## ■ ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=\mathrm{VCCO}=7 \mathrm{~V}, \mathrm{Ta}=+25^{\circ} \mathrm{C}\right)$

| Parameter |  | Symbol | Pin No. | Conditions | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| Reference Voltage Block [VREF] | Output voltage |  | $\mathrm{V}_{\text {ReF1 }}$ | 11 | VREF $=0 \mathrm{~mA}$ | 1.98 | 2.00 | 2.02 | V |
|  |  | $\mathrm{V}_{\text {REF2 }}$ | 11 | $\mathrm{VCC}=2.5 \mathrm{~V}$ to 11 V | 1.975 | 2.000 | 2.025 | V |
|  |  | $V_{\text {geF }}$ | 11 | VREF $=0 \mathrm{~mA}$ to -1 mA | 1.975 | 2.000 | 2.025 | V |
|  | Input stability | Line | 11 | $\mathrm{VCC}=2.5 \mathrm{~V}$ to 11 V | - | 2* | - | mV |
|  | Load stability | Load | 11 | VREF $=0 \mathrm{~mA}$ to -1 mA | - | 2* | - | mV |
|  | Temperature stability | $\begin{gathered} \Delta \mathrm{V}_{\text {REF }} / \\ \mathrm{V}_{\text {REF }} \end{gathered}$ | 11 | $\mathrm{Ta}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | - | 0.20* | - | \% |
|  | Short-circuit output current | los | 11 | VREF $=0 \mathrm{~V}$ | - | -300* | - | mA |
| Under voltage lockout protection circuit Block (ch. 1 to ch.4) [UVLO2] | Threshold voltage | $\mathrm{V}_{\text {т }}$ | 34 | $\mathrm{VCC}=\uparrow$ | 1.7 | 1.8 | 1.9 | V |
|  | Hysteresis width | $V_{H}$ | 34 | - | 0.05 | 0.1 | 0.2 | V |
|  | Reset voltage | VRST | 34 | $\mathrm{VCC}=$ を | 1.55 | 1.7 | 1.85 | V |
| Under voltage lockout protection circuit Block (ch.5) [UVLO1] | Threshold voltage | $\mathrm{V}_{\text {th }}$ | 30 | $V C C=\sqrt{ }$ | 1.35 | 1.5 | 1.65 | V |
|  | Hysteresis width | $V_{H}$ | 30 | - | 0.02 | 0.05 | 0.1 | V |
|  | Reset voltage | $V_{\text {RSt }}$ | 30 | $\mathrm{VCC}=$ ъ | 1.27 | 1.45 | 1.63 | V |
| Short-circuit detection Block [SCP] | Threshold voltage | $\mathrm{V}_{\text {th }}$ | 15 | - | 0.65 | 0.70 | 0.75 | V |
|  | Input source current | Icscp | 15 | - | -1.4 | -1.0 | -0.6 | $\mu \mathrm{A}$ |
| Triangular Wave Oscillator Block [OSC] | Oscillation frequency | fosc1 | $\begin{gathered} 29 \text { to } \\ 34 \end{gathered}$ | $\begin{aligned} & \mathrm{CT}=100 \mathrm{pF}, \\ & \mathrm{RT}=6.2 \mathrm{k} \Omega \end{aligned}$ | 0.95 | 1.0 | 1.05 | MHz |
|  |  | fosc2 | $\begin{gathered} 29 \text { to } \\ 34 \end{gathered}$ | $\begin{aligned} & \mathrm{CT}=100 \mathrm{pF}, \mathrm{RT}=6.2 \mathrm{k} \Omega \\ & \mathrm{VCC}=2.5 \mathrm{~V} \text { to } 11 \mathrm{~V} \end{aligned}$ | 0.945 | 1.00 | 1.055 | MHz |
|  | Frequency Input stability | $\Delta \mathrm{fosc} /$ fosc | $\begin{gathered} 29 \text { to } \\ 34 \end{gathered}$ | $\begin{aligned} & \mathrm{CT}=100 \mathrm{pF}, \mathrm{RT}=6.2 \mathrm{k} \Omega \\ & \mathrm{VCC}=2.5 \mathrm{~V} \text { to } 11 \mathrm{~V} \end{aligned}$ | - | 1.0* | - | \% |
|  | Frequency temperature stability | $\Delta$ fosc/ fosc | $\begin{gathered} 29 \text { to } \\ 34 \end{gathered}$ | $\begin{aligned} & \mathrm{CT}=100 \mathrm{pF}, \mathrm{RT}=6.2 \mathrm{k} \Omega \\ & \mathrm{Ta}=0^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | - | 1.0* | - | \% |
| Soft-Start Block (ch.1, ch.2) [CS1, CS2] | Charge current | Ics | 1,38 | CS1, CS2 $=0 \mathrm{~V}$ | -13 | -10 | -7 | $\mu \mathrm{A}$ |
| $\begin{aligned} & \text { Soft-Start Block } \\ & \text { (ch. } 3 \text { to ch.5) } \\ & \text { [CS3 to CS5] } \end{aligned}$ | Charge current | Ics | $\begin{gathered} 19,20, \\ 27 \end{gathered}$ | CS3 to CS5 = 0 V | -1.3 | -1.0 | -0.7 | $\mu \mathrm{A}$ |

(Continued)

## MB39A115

| Parameter |  | Symbol | Pin No. | Condition | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| Error Amp Block (ch.1) [Error Amp1] | Threshold voltage |  | $\mathrm{V}_{\text {th }}$ | 37 | $\begin{aligned} & \mathrm{VCC}=2.5 \mathrm{~V} \text { to } 11 \mathrm{~V} \\ & \mathrm{Ta}=+25^{\circ} \mathrm{C} \end{aligned}$ | 0.990 | 1.000 | 1.010 | V |
|  |  | $\mathrm{V}_{\text {TH2 }}$ | 37 | $\begin{aligned} & \mathrm{VCC}=2.5 \mathrm{~V} \text { to } 11 \mathrm{~V} \\ & \mathrm{Ta}=0^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | 0.988 | 1.000 | 1.012 | V |
|  | Temperature stability | $\begin{gathered} \Delta \mathrm{V}_{\mathrm{TH}} / \\ \mathrm{V}_{\mathrm{TH}} \end{gathered}$ | 37 | $\mathrm{Ta}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | - | 0.1* | - | \% |
|  | Input bias current | Ів | 37 | -INE1 $=0 \mathrm{~V}$ | -120 | -30 | - | nA |
|  | Voltage gain | Av | 36 | DC | - | 100* | - | dB |
|  | Frequency bandwidth | BW | 36 | $\mathrm{Av}=0 \mathrm{~dB}$ | - | 1.4* | - | MHz |
|  | Output voltage | Vон | 36 | - | 1.7 | 1.9 | - | V |
|  |  | VoL | 36 | - | - | 40 | 200 | mV |
|  | Output source current | Isource | 36 | FB1 $=0.65 \mathrm{~V}$ | - | -2 | -1 | mA |
|  | Output sink current | IsInk | 36 | FB1 $=0.65 \mathrm{~V}$ | 150 | 200 | - | $\mu \mathrm{A}$ |
| Error Amp Block (ch. 2 to ch.5) [Error Amp2 to Error Amp5] | Threshold voltage | $\mathrm{V}_{\text {th1 }}$ | $\begin{aligned} & 2,18, \\ & 21,26 \end{aligned}$ | $\begin{aligned} & \mathrm{VCC}=2.5 \mathrm{~V} \text { to } 11 \mathrm{~V} \\ & \mathrm{Ta}=+25^{\circ} \mathrm{C} \end{aligned}$ | 1.217 | 1.230 | 1.243 | V |
|  |  | $\mathrm{V}_{\text {TH2 }}$ | $\begin{aligned} & \hline 2,18, \\ & 21,26 \end{aligned}$ | $\begin{aligned} & \mathrm{VCC}=2.5 \mathrm{~V} \text { to } 11 \mathrm{~V} \\ & \mathrm{Ta}=0^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | 1.215 | 1.230 | 1.245 | V |
|  | Temperature stability | $\begin{gathered} \Delta \mathrm{V}_{\text {TH }} / \\ \mathrm{V}_{\text {TH }} \end{gathered}$ | $\begin{aligned} & 2,18, \\ & 212, \end{aligned}$ | $\mathrm{Ta}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | - | 0.1* | - | \% |
|  | Input bias current | Ів | $\begin{aligned} & \hline 2,18, \\ & 21,26 \end{aligned}$ | -INE2 to -INE5 $=0 \mathrm{~V}$ | -120 | -30 | - | nA |
|  | Voltage gain | Av | $\begin{aligned} & \hline 3,17, \\ & 22,25 \end{aligned}$ | DC | - | 100* | - | dB |
|  | Frequency bandwidth | BW | $\begin{aligned} & 3,17, \\ & 22,25 \end{aligned}$ | $\mathrm{A} v=0 \mathrm{~dB}$ | - | 1.4* | - | MHz |
|  | Output voltage | Vон | $\begin{aligned} & 3,17, \\ & 22.25 \end{aligned}$ | - | 1.7 | 1.9 | - | V |
|  |  | VoL | $\begin{aligned} & 3,17, \\ & 22,25 \end{aligned}$ | - | - | 40 | 200 | mV |
|  | Output source current | Isource | $\begin{aligned} & \hline 3,17, \\ & 22,25 \end{aligned}$ | FB2 to FB5 $=0.65 \mathrm{~V}$ | - | -2 | -1 | mA |
|  | Output sink current | Isıık | $\begin{aligned} & 3,17, \\ & 22,25 \end{aligned}$ | FB2 to FB5 $=0.65 \mathrm{~V}$ | 150 | 200 | - | $\mu \mathrm{A}$ |

(Continued)
(Continued)
$\left(\mathrm{VCC}=\mathrm{VCCO}=7 \mathrm{~V}, \mathrm{Ta}=+25^{\circ} \mathrm{C}\right)$

| Parameter |  | Symbol | Pin No. | Condition | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| PWM <br> Comparator Block (ch. 1 to ch.5) [PWM Comp. 1 to PWM Comp.5] | Threshold |  | Vтo | 29 to 34 | Duty cycle $=0 \%$ | 0.35 | 0.4 | 0.45 | V |
|  | voltage | $\mathrm{V}_{\text {T100 }}$ | 29 to 34 | Duty cycle $=100 \%$ | 0.85 | 0.9 | 0.95 | V |
|  | Input current | Іоtc | $\begin{aligned} & 4,16, \\ & 23,24 \end{aligned}$ | DTC $=0.4 \mathrm{~V}$ | -2.0 | -0.6 | - | $\mu \mathrm{A}$ |
| Output Block (ch. 1 to ch.5) [Drive1 to Drive5] | Output source current | Isource | 29 to 34 | $\begin{aligned} & \text { Duty } \leq 5 \%(t=1 / \text { fosc } \times \text { Duty }) \\ & \text { OUT }=0 \text { V } \end{aligned}$ | - | -300* | - | mA |
|  | Output sink current | Isıık | 29 to 34 | $\begin{aligned} & \text { Duty } \leq 5 \%(\mathrm{t}=1 / \text { fosc } \times \text { Duty }) \\ & \text { OUT }=7 \mathrm{~V} \end{aligned}$ | - | 300* | - | mA |
|  | Output on resistor | Rон | 29 to 34 | OUT $=-15 \mathrm{~mA}$ | - | 9 | 18 | $\Omega$ |
|  |  | RoL | 29 to 34 | OUT $=15 \mathrm{~mA}$ | - | 9 | 14 | $\Omega$ |
|  | Dead time | to1 | 33, 34 | OUT2 $\downarrow$ - OUT1 $\downarrow$ | - | 50* | - | ns |
|  |  | to2 | 33, 34 | OUT1 $\sqrt{ }$ - OUT2 $\sqrt{\text { a }}$ | - | 50* | - | ns |
| Short-Circuit Detection Block [SCP Comp.] | Threshold voltage | $\mathrm{V}_{\text {th }}$ | 34 | - | 0.97 | 1.00 | 1.03 | V |
|  | Input bias current | Ів | 10 | $-\mathrm{INS}=0 \mathrm{~V}$ | -25 | -20 | -17 | $\mu \mathrm{A}$ |
| Control Block (CTL, <br> CTL3 to CTL5) <br> [CTL, CHCTL] | Output on condition | VIH | 6, 7 to 9 | CTL, CTL3 to CTL5 | 1.5 | - | 11 | V |
|  | Output off condition | VIL | 6, 7 to 9 | CTL, CTL3 to CTL5 | 0 | - | 0.5 | V |
|  | Input current | ItтLH | 6,7 to 9 | CTL, CTL3 to CTL5 $=3 \mathrm{~V}$ | 5 | 30 | 60 | $\mu \mathrm{A}$ |
|  |  | İtıl | 6,7 to 9 | CTL, CTL3 to CTL5 $=0 \mathrm{~V}$ | - | - | 1 | $\mu \mathrm{A}$ |
| General | Standby current | Iccs | 5 | CTL, CTL3 to CTL5 $=0 \mathrm{~V}$ | - | 0 | 2 | $\mu \mathrm{A}$ |
|  |  | Iccso | 35 | CTL $=0 \mathrm{~V}$ | - | 0 | 1 | $\mu \mathrm{A}$ |
|  | Power supply current | Icc | 5 | $C T L=3 \mathrm{~V}$ | - | 4 | 6 | mA |

*: Standard design value
Note : The pin numbers referred are present on TSSOP-38P package.

## MB39A115

## TYPICAL CHARACTERISTICS


(Continued)

## MB39A115



## MB39A115

(Continued)


## ■ FUNCTIONAL DESCRIPTION

## 1. DC/DC Converter Function

(1) Reference voltage block (VREF)

The reference voltage circuit uses the voltage supplied from the VCC terminal (pin 5) to generate a temperature compensated stable voltage ( 2.0 V Typ) used as the reference voltage for the internal circuits of the IC. It is also possible to supply the load current of up to 1 mA to external circuits as a reference voltage through the VREF terminal (pin 11).
(2) Triangular wave oscillator block (OSC)

The triangular wave oscillator block generates the triangular wave oscillation waveform width with 0.4 V to 0.9 V by the timing resistor ( $\mathrm{R}_{\mathrm{T}}$ ) connected to the RT terminal (pin 12), and the timing capacitor ( $\mathrm{C}_{\mathrm{T}}$ ) connected to the CT terminal (pin 13). The triangular wave is input to the PWM comparator circuits on the IC.

## (3) Error amplifier block (Error Amp1 to Error Amp5)

The error amplifier detects output voltage of the DC/DC converter and outputs PWM control signals. An arbitrary loop gain can be set by connecting a feedback resistor and capacitor from the output terminal to inverted input terminal of the error amplifier, enabling stable phase compensation for the system.
You can prevent surge currents when the IC is turned on by connecting soft-start capacitors to the CS1 terminal (pin 38) to CS5 terminal (pin 27) which are the noninverting input terminals of the error amplifier. The IC is started up at constant soft-start time intervals independent of the output load of the DC-DC converter.
(4) PWM comparator block (PWM Comp. 1 to PWM Comp.5)

The PWM comparator block is a voltage-pulse width converter that controls the output duty depending on the input/output voltage.
An external output transistor is turned on, during intervals when the error amplifier output voltage and DTC voltage is higher than the triangular wave voltage.
(5) Output block (Drive1 to Drive5)

The output circuit uses a totem-pole configuration and is capable of driving an external P-ch MOS FET (main side of ch.1, ch.2, ch. 3 and ch.4) and N-ch MOS FET (synchronous rectification side of ch. 1 and ch.5).

## MB39A115

## 2. Channel Control Function

Use the CTL terminal (pin 6), CS1 terminal (pin 38), CS2 terminal (pin 1), CTL3 terminal (pin 7), CTL4 terminal (pin 8), and CTL5 terminal (pin 9) to set ON/OFF to the main and each channels.

## On/off setting conditions for each channel

| CTL | CS1 | CS2 | CTL3 | CTL4 | CTL5 | Power | ch. | ch. $\mathbf{c h}$ | ch. $\mathbf{c}$ | ch.4 | ch.5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | X | X | X | X | X | OFF | OFF | OFF | OFF | OFF | OFF |
| H | GND | GND | L | L | L | ON | OFF | OFF | OFF | OFF | OFF |
| H | HiZ | GND | L | L | L | ON | ON | OFF | OFF | OFF | OFF |
| H | GND | HiZ | L | L | L | ON | OFF | ON | OFF | OFF | OFF |
| H | GND | GND | H | L | L | ON | OFF | OFF | ON | OFF | OFF |
| H | GND | GND | L | H | L | ON | OFF | OFF | OFF | ON | OFF |
| H | GND | GND | L | L | H | ON | OFF | OFF | OFF | OFF | ON |
| H | HiZ | HiZ | H | H | H | ON | ON | ON | ON | ON | ON |

Note : Note that current which is over stand-by current flows into VCC terminal when the CTL terminal is in "L" level and one of the terminals between CTL3 to CTL5 terminals is set to " H " level.
(Refer to CTL3 to CTL5 terminals equivalent circuit)

- CTL3 to CTL5 terminals equivalent circuit



## 3. Protection Function

(1) Timer-latch short circuit protection circuit (SCP, SCP Comp.)

The short-circuit detection comparator (SCP) detects the output voltage level of each channel. If the output voltage of any channel is lower than the short-circuit detection voltage, the timer circuit is actuated to start charging to the capacitor (Cscp) externally connected to the CSCP terminal (pin 15).
When the capacitor ( Cscp ) voltage becomes about 0.7 V , the output transistor is turned off and the dead time is set to $100 \%$.
The short-circuit detection from external input is capable by using -INS terminal (pin 10).
When the protection circuit is actuated, the power supply is recycled or the CTL terminal (pin 6) is set to "L" level, resetting the latch as the voltage at the VREF terminal (pin 11) becomes 1.27 V (Min) or less (Refer to "■SETTING THE TIME CONSTANT FOR TIMER-LATCH SHORT-CIRCUIT PROTECTION CIRCUIT") .

## (2) Under-voltage lockout protection circuit (UVLO)

The transient state or a momentary decrease in the power supply voltage, which occurs when the power supply is turned on, may cause the control IC to malfunction, resulting in the breakdown or degradation of the system. To prevent such malfunctions, under-voltage lockout protection circuit detects a decrease in internal reference voltage level with respect to the power supply voltage, turns off the output transistor, and sets the dead time to $100 \%$ while holding the CSCP terminal (pin 15) at the "L" level.
The system returns to the normal state when the power supply voltage reaches the threshold voltage of the under-voltage lockout protection circuit.

■ PROTECTION CIRCUIT OPERATING FUNCTION TABLE
The following table shows the state that the protection circuit is operating.

| Operation circuit | OUT1-1 | OUT1-2 | OUT2 | OUT3 | OUT4 | OUT5 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Short-circuit protection circuit | $\underline{H}$ | L | $\underline{H}$ | $\underline{H}$ | $\underline{H}$ | L |
| Under voltage lockout protection circuit | $\underline{\mathrm{H}}$ | L | $\underline{H}$ | $\underline{H}$ | $\underline{H}$ | L |

## MB39A115

## SETTING THE OUTPUT VOLTAGE

- ch. 1

- ch. 2 to ch. 5


Set R1 and R3 refer to above formula, then error amp's response is not slow.

## SETTING THE TRIANGULAR WAVE OSCILLATION FREQUENCY

The triangular wave oscillation frequency can be set by connecting a timing resistor ( $\mathrm{R}_{\mathrm{T}}$ ) to the RT terminal (pin 12) and a timing capacitor ( $\mathrm{C}_{\mathrm{T}}$ ) to the CT terminal (pin 13).

Triangular wave oscillation frequency : fosc

$$
\text { fosc }(\mathrm{kHz}) \rightleftharpoons \frac{620000}{\mathrm{C}_{\mathrm{T}}(\mathrm{pF}) \times \mathrm{R}_{\mathrm{T}}(\mathrm{k} \Omega)}
$$

## MB39A115

## SETTING THE SOFT-START TIME

To prevent rush currents when the IC is turned on, you can set a soft-start by connecting soft-start capacitors (Cs1 to Css) to the CS1 terminal (pin 38) to CS5 terminal (pin 27) respectively.
As illustrated below, when each CTLX is set to "L" from "H", ch. 1 and ch. 2 charge the soft-start capacitors (Cs1 and Cs2) externally connected to the CS1 and CS2 terminals at about $10 \mu \mathrm{~A}$.
When each $\overline{\mathrm{CTLX}}$ is set to " H " from "L", ch. 3 to ch. 5 charge the soft-start capacitors (Css to Css) externally connected to the CS3 to CS5 terminals at about $1 \mu \mathrm{~A}$.
The error amplifier output (FB1 to FB5 terminals) is determined by comparison between the lower voltage of the two non-inverted input terminal voltage ( 1.23 V (ch.1:1.0 V), CS terminal voltage) and the inverted input terminal voltage (-INE1 to -INE5 terminal) . The FB terminal voltage is decided for the soft-start period (CS terminal voltage $<1.23 \mathrm{~V}($ ch. $1: 1.0 \mathrm{~V})$ ) by the comparison between -INE terminal voltage and CS terminal voltage. The DC/DC converter output voltage rises in proportion to the CS terminal voltage as the soft-start capacitor externally connected to the CS terminal is charged. The soft-start time is obtained from the following formula :
Soft-start time : ts (time until output 100\%)
ch. $1 \quad:$ ts $(\mathrm{s}) ~ \doteqdot 0.100 \times \mathrm{Csx}(\mu \mathrm{F})$
ch. $2 \quad:$ ts $(\mathrm{s}) ~ \doteqdot 0.123 \times \mathrm{Csx}(\mu \mathrm{F})$
ch. 3 to ch. 5 : ts $(\mathrm{s}) \div 1.23 \times \mathrm{Csx}(\mu \mathrm{F})$

- Soft-start circuit (ch.1, ch.2)


X : Each channel number

## MB39A115

- Soft-start circuit (ch. 3 to ch.5)


X : Each channel number

## ■ PROCESSING WHEN NOT USING CS TERMINAL

When soft-start function is not used, leave the CS1 terminal (pin 38), the CS2 terminal (pin 1), the CS3 terminal (pin 19), the CS4 terminal (pin 20) and the CS5 terminal (pin 27) open.

- When not setting soft-start time



## MB39A115

## SETTING THE TIME CONSTANT FOR TIMER-LATCH SHORT-CIRCUIT PROTECTION CIRCUIT

Each channel uses the short-circuit detection comparator (SCP Comp.) to always compare the error amplifier's output level to the reference voltage.

While DC/DC converter load conditions are stable on all channels, the short-circuit detection comparator output remains at " $L$ " level, and the CSCP terminal (pin 15) is held at " $L$ " level.
If the load condition on a channel changes rapidly due to a short-circuit of the load, causing the output voltage to drop, the output of the short-circuit detection comparator on that channel goes to " H " level.

This causes the external short-circuit protection capacitor Cscp connected to the CSCP terminal (pin 15) to be charged at $1 \mu \mathrm{~A}$.

Short-circuit detection time : tcscp

```
tcscp (s) \doteqdot 0.70 × Cscp ( }\mu\textrm{F}
```

When the capacitor $\mathrm{Cscp}^{\mathrm{s}}$ is charged to the threshold voltage $\left(\mathrm{V}_{\mathrm{TH}} \mp 0.70 \mathrm{~V}\right)$, the latch is set to and the external FET is turned off (dead time is set to $100 \%$ ). At this time, the latch input is closed and CSCP terminal (pin 15) is held at "L" level.

The short-circuit detection from external input is capable by using -INS terminal (pin 10) . In this case, the shortcircuit detection operates when the -INS terminal voltage becomes the level of the threthold voltage ( $\mathrm{V}_{\mathrm{TH}} \div \mathrm{IV}$ ) or less.

Note that the latch is reset as the voltage at the VREF terminal (pin 11) is decreased to $1.27 \mathrm{~V}(\mathrm{Min})$ or less by either recycling the power supply or setting the CTL terminal (pin 6) to "L" level.

- Timer-latch short-circuit protection circuit



## MB39A115

- PROCESSING WHEN NOT USING CSCP TERMINAL

To disable the timer-latch short-circuit protection circuit, connect the CSCP terminal (pin 15) to GND in the shortest distance.

- Processing when not using the CSCP terminal



## SETTING THE DEAD TIME

When the device is set for step-up or inverted output based on the step-up, step-up/down Zeta method, step up/ down Sepic method, or flyback method, the FB terminal voltage may reach and exceed the triangular wave voltage due to load fluctuation. If this is the case, the output transistor is fixed to a full-ON state (ON duty = $100 \%)$. To prevent this, set the maximum duty of the output transistor.
When the DTC terminal is opened the maximum duty is $90 \%$ (Typ) because of this IC built-in resistor which sets the DTC terminal voltage.
To disable the DTC terminal, connect it to the VREF terminal (pin 11) as illustrated below (when dead time is not set).

- When dead time is not set:

To change the maximum duty using external resistors, set the DTC terminal voltage by dividing resistance using the VREF voltage. Refer to "When dead time is set : (Setting by external resistors)."
It is possible to set without regard for the built-in resistance value (including tolerance) when setting the external resistance value to $1 / 10$ of the built-in resistance or less.

Note that the VREF load current must be set such that the total current for all the channels does not exceed 1 mA .
When the DTC terminal voltage is higher than the triangular wave voltage, the output transistor is turned on. The formula for calculating the maximum duty is as follows, assuming that the triangular wave amplitude and triangular wave lower limit voltage are about 0.5 V and 0.4 V , respectively.

DUTY $(\mathrm{ON})$ Max $\div \frac{\mathrm{Vdt}-0.4 \mathrm{~V}}{0.5 \mathrm{~V}} \times 100(\%)$
$\mathrm{Vdt}=\frac{\mathrm{Rb}}{\mathrm{Ra}+\mathrm{Rb}} \times \operatorname{VREF}\left(\right.$ condition $: \mathrm{Ra}<\frac{\mathrm{R} 1}{10}, \mathrm{Rb}<\frac{\mathrm{R} 2}{10}$ )
Note : DUTY obtained by the above-mentioned formula is a calculated value. For setting, refer to "ON Duty vs. DTC Terminal Voltage" in "■ TYPICAL CHARACTERISTICS".

## MB39A115

- When dead time is set :
(Setting by external resistors)


X : Each channel number

Setting example (for an aim maximum ON duty of $80 \%(\mathrm{Vdt}=0.8 \mathrm{~V}$ ) with $\mathrm{Ra}=13.7 \mathrm{k} \Omega$ and $\mathrm{Rb}=9.1 \mathrm{k} \Omega$ )

- Calculation using external resistors Ra and Rb only

$$
\begin{align*}
& \mathrm{Vdt}=\frac{\mathrm{Rb}}{\mathrm{Ra}+\mathrm{Rb}} \times \mathrm{VREF} \div 0.80 \mathrm{~V} \\
& \operatorname{DUTY}(\mathrm{ON}) \mathrm{Max} \div \frac{\mathrm{Vdt}-0.4 \mathrm{~V}}{0.5 \mathrm{~V}} \times 100(\%) \doteqdot 80 \% \cdots \tag{1}
\end{align*}
$$

- Calculation taking account of the built-in resistor (tolerance $\pm 20 \%$ ) also
$\mathrm{Vdt}=\frac{(\mathrm{Rb}, \mathrm{R} 2 \text { Combined resistance) }}{(\mathrm{Ra}, \mathrm{R} 1 \text { Combined resistance })+(\mathrm{Rb}, \mathrm{R} 2 \text { Combined resistance })} \times \mathrm{VREF} \div 0.80 \mathrm{~V} \pm 0.13 \%$
DUTY (ON) Max $\div \frac{\mathrm{Vdt}-0.4 \mathrm{~V}}{0.5 \mathrm{~V}} \times 100(\%) \div 80 \% \pm 0.2 \%$

Based on (1) and (2) above, selecting external resistances of 1/10th or less of the built-in resistance enables the built-in resistance to be ignored.
As for the duty dispersion, please expect $\pm 5 \%$ at (fosc $=1 \mathrm{MHz}$ ) due to the dispersion of a triangular wave amplitude.

## OPERATION EXPLANATION WHEN CTL TURNING ON AND OFF

When CTL is turned on, internal reference voltage VR and VREF generate. When VREF exceeds each threshold voltage (VTH1, 2) of UVLO1 and UVLO2 (under voltage lockout protection circuit), UVLO1 and UVLO2 are released, and the operation of output drive circuit of each channel becomes possible.
When CTL is off, VR and VREF fall. When VREF decreases and UVLO1 and UVLO2 fall below each reset voltage (VRST1, 2) , UVLO operates and output drive circuit of each channel is forcibly done the operation stop, and makes the output an off state.
In the period until reaching to 2.0 V by VREF voltage after UVLO1 and UVLO2 are released by turning on CTL (refer to a and b in "• Timing chart") and the period until decreasing of VREF from 2.0 V after off CTL and operating of UVLO1 and UVLO2 (refer to a' and b' in "• Timing chart") , the bias voltage and the bias current in IC do not reach a prescribed value because VREF which is the reference voltage does not reach 2.0 V , and the speed of response of IC has decreased.
Moreover, when in this period IC does the input sudden charge or the load sudden charge or turning on and off of CTL3 to CTL5, IC cannot conform and the output might overshoot. Therefore, impress the voltage to CTL terminal by which the VREF voltage never stays in the above-mentioned period.

- CTL block equivalent circuit



## MB39A115



## MB39A115

## ABOUT THE LOW VOLTAGE OPERATION

1.7 V or more is necessary for the VCC terminal (pin 5) and the VCCO terminal (pin 35 ) for the self-power supply type to use the step-up circuit as the start voltage.
Even if thereafter VIN voltage decreases to 1.5 V , operation is possible if the VCC terminal voltage and the VCCO terminal voltage rise to 2.5 V or more after start-up. However, it is necessary not to exceed the maximum duty set value by the duty due to the VIN decrease. Including other channels, execute an enough operation margin confirmation when using it.


## MB39A115

## I/O EQUIVALENT CIRCUIT



- Triangular wave oscillator block (RT)
- Triangular wave oscillator block (CT)

- Error amplifier block (ch. 1 to ch.5)


X : Each cannel No.

## MB39A115

(Continued)


X : Each cannel No.

## MB39A115

## APPLICATION EXAMPLE



## PARTS LIST

| COMPONENT | ITEM | SPECIFICATION |  | VENDOR | PARTS No. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { Q1, Q3 to Q5 } \\ \text { Q2, Q7 } \end{gathered}$ | P-ch FET <br> N -ch FET | $\begin{gathered} \hline \mathrm{VDS}=-20 \mathrm{~V}, \mathrm{ID}=-1.0 \mathrm{~A} \\ \mathrm{VDS}=30 \mathrm{~V}, \mathrm{ID}=1.4 \mathrm{~A} \end{gathered}$ |  | SANYO SANYO | $\begin{aligned} & \text { MCH3307 } \\ & \text { MCH3408 } \end{aligned}$ |
| $\begin{gathered} \text { D1 to D4 } \\ \text { D7, D9 } \end{gathered}$ | Diode Diode | $\begin{gathered} \hline V F=0.4 \mathrm{~V}(\mathrm{Max}), \text { at } \mathrm{IF}=1 \mathrm{~A} \\ \mathrm{VF}=0.55 \mathrm{~V} \text { (Max) }, \text { at } \mathrm{IF}=0.5 \mathrm{~A} \end{gathered}$ |  | SANYO SANYO | $\begin{gathered} \text { SBS004 } \\ \text { SB05-05CP } \end{gathered}$ |
| $\begin{aligned} & \hline \text { L1 } \\ & \text { L2 } \\ & \text { L3 } \\ & \text { L4 } \end{aligned}$ | Inductor Inductor Inductor Inductor | $4.7 \mu \mathrm{H}$ <br> $10 \mu \mathrm{H}$ <br> $22 \mu \mathrm{H}$ <br> $47 \mu \mathrm{H}$ | $1.4 \mathrm{~A}, 37 \mathrm{~m} \Omega$ $0.94 \mathrm{~A}, 56 \mathrm{~m} \Omega$ $0.63 \mathrm{~A}, 130 \mathrm{~m} \Omega$ $0.59 \mathrm{~A}, 210 \mathrm{~m} \Omega$ | TDK TDK TDK TDK | RLF5018T-4R7M1R4 RLF5018T-100MR94 RLF5018T-220MR63 SLF6028T-470MR59 |
| T2 | Transformer | - | - | SUMIDA | CLQ52 5388-T139 |
| C1, C3, C5, C7 C2, C4, C6, C8 C12, C13, C15 C16, C17, C19 C18, C20 C21, C23, C25 C22, C24, C26 C27, C30 C28 C29 | Ceramics Condenser Ceramics Condenser Ceramics Condenser Ceramics Condenser Ceramics Condenser Ceramics Condenser Ceramics Condenser Ceramics Condenser Ceramics Condenser Ceramics Condenser Ceramics Condenser | $\begin{gathered} 1 \mu \mathrm{~F} \\ 2.2 \mu \mathrm{~F} \\ 1 \mu \mathrm{~F} \\ 2.2 \mu \mathrm{~F} \\ 0.1 \mu \mathrm{~F} \\ 1.5 \mu \mathrm{~F} \\ 0.1 \mu \mathrm{~F} \\ 0.15 \mu \mathrm{~F} \\ 0.1 \mu \mathrm{~F} \\ 2200 \mathrm{pF} \\ 100 \mathrm{pF} \end{gathered}$ | $\begin{aligned} & 25 \mathrm{~V} \\ & 25 \mathrm{~V} \\ & 25 \mathrm{~V} \\ & 25 \mathrm{~V} \\ & 50 \mathrm{~V} \\ & 10 \mathrm{~V} \\ & 50 \mathrm{~V} \\ & 16 \mathrm{~V} \\ & 50 \mathrm{~V} \\ & 50 \mathrm{~V} \\ & 50 \mathrm{~V} \end{aligned}$ | TDK <br> TDK <br> TDK <br> TDK <br> TDK <br> TDK <br> TDK <br> TDK <br> TDK <br> TDK <br> TDK | C3216JB1E105K C3216JB1E225K C3216JB1E105K C3216JB1E225K C1608JB1H104K C2012JB1A155K C1608JB1H104K C1608JB1C154K C1608JB1H104K C1608JB1H222K C1608CH1H101J |
| R14, R18 R15 R16 R17, R21, R27 R19, R20, R26 R24 R25 R30 R31 R32 R33, R39 R36 R37 R38 R40 R41 R42 | Resistor <br> Resistor <br> Resistor <br> Resistor <br> Resistor <br> Resistor <br> Resistor <br> Resistor <br> Resistor <br> Resistor <br> Resistor <br> Resistor <br> Resistor <br> Resistor <br> Resistor <br> Resistor <br> Resistor | $\begin{gathered} 510 \Omega \\ 4.3 \mathrm{k} \Omega \\ 24 \mathrm{k} \Omega \\ 1 \mathrm{k} \Omega \\ 15 \mathrm{k} \Omega \\ 3.3 \mathrm{k} \Omega \\ 22 \mathrm{k} \Omega \\ 3 \mathrm{k} \Omega \\ 43 \mathrm{k} \Omega \\ 15 \mathrm{k} \Omega \\ 1 \mathrm{k} \Omega \\ 12 \mathrm{k} \Omega \\ 100 \mathrm{k} \Omega \\ 10 \mathrm{k} \Omega \\ 33 \mathrm{k} \Omega \\ 20 \mathrm{k} \Omega \\ 6.2 \mathrm{k} \Omega \end{gathered}$ | $0.5 \%$ $0.5 \%$ $0.5 \%$ $0.5 \%$ $0.5 \%$ $0.5 \%$ $0.5 \%$ $0.5 \%$ $0.5 \%$ $0.5 \%$ $0.5 \%$ $0.5 \%$ $0.5 \%$ $0.5 \%$ $0.5 \%$ $0.5 \%$ $0.5 \%$ | ssm <br> ssm <br> ssm <br> ssm <br> ssm <br> ssm <br> ssm <br> ssm <br> ssm <br> ssm <br> ssm <br> ssm <br> ssm <br> ssm <br> ssm <br> ssm <br> ssm | RR0816P-511-D <br> RR0816P-432-D <br> RR0816P-243-D <br> RR0816P-102-D <br> RR0816P-153-D <br> RR0816P-332-D <br> RR0816P-223-D <br> RR0816P-302-D <br> RR0816P-433-D <br> RR0816P-153-D <br> RR0816P-102-D <br> RR0816P-123-D <br> RR0816P-104-D <br> RR0816P-103-D <br> RR0816P-333-D <br> RR0816P-203-D <br> RR0816P-622-D |

Notes: SANYO : SANYO Electric Co., Ltd.
TDK : TDK Corporation
SUMIDA : Sumida Corporation
ssm : SUSUMU CO., LTD.

## MB39A115

## REFERENCE DATA



Each Channel Efficiency vs. Input Voltage


(Continued)

## MB39A115


(Continued)

## Switching waveform




ch. 3
$\mathrm{VIN}=7.2 \mathrm{~V}$
$\mathrm{Vo3}=3.3 \mathrm{~V}$
$1 \mathrm{o} 3=200 \mathrm{~mA}$

## MB39A115

(Continued)

ch. 4
$\mathrm{VIN}=7.2 \mathrm{~V}$
Vo4 $=5 \mathrm{~V}$
$104=100 \mathrm{~mA}$

ch. 5
$\mathrm{VIN}=7.2 \mathrm{~V}$
Vo5-1 $=15 \mathrm{~V}$
Vo5-3 = -15 V
$105-1=40 \mathrm{~mA}$
$105-3=-10 \mathrm{~mA}$

## MB39A115

## USAGE PRECAUTIONS

- Printed circuit board ground lines should be set up with consideration for common impedance.
- Take appropriate static electricity measures.
- Containers for semiconductor materials should have anti-static protection or be made of conductive material.
- After mounting, printed circuit boards should be stored and shipped in conductive bags or containers.
- Work platforms, tools, and instruments should be properly grounded.
- Working personnel should be grounded with resistance of $250 \mathrm{k} \Omega$ to $1 \mathrm{M} \Omega$ between body and ground.
- Do not apply a negative voltages.
- The use of negative voltages below -0.3 V may create parasitic transistors on LSI lines, which can cause abnormal operation.


## ORDERING INFORMATION

| Part number | Package | Remarks |
| :--- | :---: | :---: |
| MB39A115PFT | 38-pin plastic TSSOP <br> (FPT-38P- M03) |  |
| MB39A115PV2 | 40-pin plastic BCC <br> (LCC-40P-M07) |  |

## MB39A115

## PACKAGE DIMENSIONS

| 38-pin plastic TSSOP | Lead pitch | 0.50 mm |
| :---: | :---: | :---: |
| Package width $\times$ <br> package length | $4.40 \times 9.70 \mathrm{~mm}$ |  |
|  | Gullwing |  |
| LFPT-38P-M03) | Mounting height | 1.10 mm MAX |


(Continued)

| 40-pin plastic BCC | Lead pitch | 0.50 mm |
| :---: | :---: | :---: |
|  | Package width $\times$ <br> package length | $6.00 \mathrm{~mm} \times 6.00 \mathrm{~mm}$ |
| Sealing method | Plastic mold |  |
|  | Mounting height | 0.80 mm MAX |
| Weight | 0.05 g |  |
|  |  |  |



## FUJITSU LIMITED


#### Abstract

All Rights Reserved. The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering. The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.


Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.
The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).
Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.
Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.
If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.


[^0]:    * : Refer to "■ SETTING THE TRIANGULAR WAVE OSCILLATION FREQUENCY".

