Freescale Semiconductor Data Sheet: Advance Information

Document Number: MPC5604BC Rev. 2, 3/2009


www.datasheet4u.com

MPC5604B/C Microcontroller Data Sheet

32-bit MCU family built on the Power Architecture[™] for automotive body electronics applications

Features:

- Single issue, 32-bit CPU core complex (e200z0)
 - Compliant with the Power ArchitectureTM embedded category
 - Includes an instruction set enhancement allowing variable length encoding (VLE) for code size footprint reduction. With the optional encoding of mixed 16-bit and 32-bit instructions, it is possible to achieve significant code size footprint reduction.
- Up to 512 Kbytes on-chip flash supported with the flash controller
- Up to 48 Kbytes on-chip SRAM
- Memory protection unit (MPU) with 8 region descriptors and 32-byte region granularity
- Interrupt controller (INTC) with 148 interrupt vectors, including 16 external interrupt sources and 18 external interrupt/wakeup sources
- Frequency modulated phase-locked loop (FMPLL) •
- Crossbar switch architecture for concurrent access to peripherals, flash, or RAM from multiple bus masters
- Boot assist module (BAM) supports internal flash programming via a serial link (CAN or SCI)
- Timer supports input/output channels providing a range of 16-bit input capture, output compare, and pulse width modulation functions (eMIOS-lite)
- ٠ 10-bit analog-to-digital converter (ADC)
- 3 serial peripheral interface (DSPI) modules
- Up to 4 serial communication interface (LINFlex) modules
- Up to 6 enhanced full CAN (FlexCAN) modules with configurable buffers
- 1 inter IC communication interface (I²C) module
- Up to 123 configurable general purpose pins supporting input and output operations (package dependent)



MPC5604B/C

17 x 17 x 1.7 mm

20 x 20 x 1.4mm

14 x 14 x 1.4 mm

- Real Time Counter (RTC) with clock source from 128 kHz or 16 MHz internal RC oscillator supporting autonomous wakeup with 1 ms resolution with max timeout of 2 seconds
- Up to 6 periodic interrupt timers (PIT) with 32-bit counter resolution
- 1 System Module Timer (STM)
- Nexus development interface (NDI) per IEEE-ISTO 5001-2003 Class Two Plus standard
- Device/board boundary Scan testing supported per Joint Test Action Group (JTAG) of IEEE (IEEE 1149.1)
- On-chip voltage regulator (VREG) for regulation of input supply for all internal levels

This document contains information on a product under development. Freescale reserves the right to change or discontinue this product without notice.

© Freescale Semiconductor, Inc., 2009. All rights reserved.



Preliminary—Subject to Change Without Notice

www.DataSheet4U.com

Table of Contents

	1 Gen	eral description
	1.1	Introduction
2	2 Dev	ice blocks
	2.1	Block diagram5
www.da	atas 2:2 et	4 Device block summary6
:	3 Pacl	kage pinouts
4	4 Elec	trical characteristics11
	4.1	Introduction
	4.2	Parameter Classification
	4.3	NVUSRO register
		4.3.1 NVUSRO[PAD3V5V] field description 11
		4.3.2 NVUSRO[OSCILLATOR_MARGIN] field
		description12
	4.4	Absolute maximum ratings12
	4.5	Recommended operating conditions
	4.6	Thermal characteristics15
		4.6.1 Package thermal characteristics
		4.6.2 Power considerations
	4.7	I/O pad electrical characteristics
		4.7.1 I/O pad types16
		4.7.2 I/O input DC characteristics17
		4.7.3 I/O output DC characteristics
		4.7.4 Output pin transition times
		4.7.5 I/O pad current specification
	4.8	nRSTIN electrical characteristics
	4.9	Power management electrical characteristics25
		4.9.1 Voltage regulator electrical characteristics 25
		4.9.2 Voltage monitor electrical characteristics27
	4.10	Low voltage domain power consumption

4 1 1	Flash memory electrical characteristics
	4.11.1 Program/Erase characteristics
	4.11.2 Flash power supply DC characteristics
4.40	4.11.3 Start-up/Switch-off timings
4.12	,, _,, _
	4.12.1 Designing hardened software to avoid noise
	problems
	4.12.2 Electromagnetic interference (EMI)
	4.12.3 Absolute maximum ratings (electrical sensitivity) 32
4.13	Fast external crystal oscillator (4 to 16 MHz) electrical
	characteristics
4.14	Slow external crystal oscillator (32 kHz) electrical
	characteristics
4.15	FMPLL electrical characteristics
4.16	Fast internal RC oscillator (16 MHz) electrical
	characteristics
4.17	Slow internal RC oscillator (128 kHz) electrical
	characteristics
4.18	On-chip peripherals
	4.18.1 Current consumption
	4.18.2 DSPI characteristics
	4.18.3 Nexus characteristics
	4.18.4 JTAG characteristics
	4.18.5 ADC electrical characteristics
Pack	age characteristics
5.1	Package mechanical data
Orde	ring information
	ment revision history

MPC5604B/C Microcontroller Data Sheet, Rev. 2

5

6 7

1 General description

1.1 Introduction

The MPC5604B/C is a family of next generation microcontrollers built on the Power Architecture[™] embedded category. This document describes the features of the family and options available within the family members, and highlights important electrical and physical characteristics of the device.

The MPC5604B/C family of 32-bit microcontrollers is the latest achievement in integrated automotive application controllers. It belongs to an expanding family of automotive-focused products designed to address the next wave of body electronics applications within the vehicle. The advanced and cost-efficient host processor core of the MPC5604B/C automotive controller family complies with the Power Architecture embedded category and only implements the VLE (variable-length encoding) APU, providing improved code density. It operates at speeds of up to 64 MHz and offers high performance processing optimized for low power consumption. It capitalizes on the available development infrastructure of current Power Architecture devices and is supported with software drivers, operating systems and configuration code to assist with users implementations.

					Dev	/ice				
Feature	MPC560 2BxLL	MPC560 2BxLQ	MPC560 2CxLL	MPC560 3BxLL	MPC560 3BxLQ	MPC560 3CxLL	MPC560 4BxLL	MPC560 4BxLQ	MPC560 4BxMG	MPC560 4CxLL
et4u.com CPU					e200) Dz0h				
Execution speed ²		Static - 64 MHz								
Code Flash	256	KB	256 KB	384	KB	384 KB		512 KB		512 KB
Data Flash			I	I	64 KB (4	× 16 KB)				
RAM	24	KB	32 KB	28	КВ	40 KB	32	KB	48 KB	48 KB
MPU		8-entry						I		
ADC	28 ch, 10-bit	36 ch, 10-bit	28 ch, 10-bit	28 ch, 10-bit	36 ch, 10-bit	28 ch, 10-bit	28 ch, 10-bit	36 ch, 10-bit	36 ch, 10-bit	28 ch, 10-bit
CTU					Ye	es				1
Total timer I/O ³ eMIOS	28 ch, 16-bit	56 ch, 16-bit	28 ch, 16-bit	28 ch, 16-bit	56ch, 16-bit	28 ch, 16-bit	28 ch, 16-bit	56 ch, 16-bit	56 ch, 16-bit	28 ch, 16-bit
• PWM + MC + IC/OC ⁴	5 ch	10 ch	5 ch	5 ch	10 ch	5 ch	5 ch	10 ch	10 ch	5 ch
• PWM + IC/OC ⁴	20 ch	40 ch	20 ch	20 ch	40 ch	20 ch	20 ch	40 ch	40 ch	20 ch
• IC/OC ⁴	3 ch	6 ch	3 ch	3 ch	6 ch	3 ch	3 ch	6 ch	6 ch	3 ch
SCI (LINFlex)	:	3	4	4	4	4		4	1	4
SPI (DSPI)			1	1	;	3				
CAN (FlexCAN)	2	2	6	:	3	6	3	3	6	6
I ² C			1	1		1		1	1	
32 kHz oscillator					Ye	es				
GPIO ⁵	79	123	79	79	123	79	79	123	123	79
Debug				JT	AG	1			Nexus2+	JTAG
Package	100 LQFP	144 LQFP	100 LQFP	100 LQFP	144 LQFP	100 LQFP	100 LQFP	144 LQFP	208 MAP BGA ⁶	100 LQFP

Table 1. MPC5604B/C Device Comparison¹

¹ Feature set dependent on selected peripheral multiplexing—table shows example implementation

² Based on 105 °C ambient operating temperature

³ Refer to eMIOS section of device reference manual for information on the channel configuration and functions

⁴ IC - Input Capture; OC - Output Compare; PWM - Pulse Width Modulation; MC - Modulus counter

⁵ I/O count based on multiplexing with peripherals

⁶ 208 MAPBGA available only as development package for Nexus2+

Device blocks 2

2.1 **Block diagram**

Figure 1 shows a top-level block diagram of the MPC5604B/C device series.




Figure 1. MPC5604B/C series block diagram

2.2 Device block summary

Table 2 summarizes the functions of all blocks present in the MPC5604B/C series of microcontrollers. Please note that the presence and number of blocks varies by device and package.

heet4	4u.com Block	Function
С	rossbar (XBAR) switch	Supports simultaneous connections between two master ports and three slave ports. The crossbar supports a 32-bit address bus width and a 64-bit data bus width
Ar	nalog-to-digital converter (ADC)	Multi-channel, 10-bit analog-to digital-converter
Bo	oot assist module (BAM)	A block of read-only memory containing VLE code which is executed according to the boot mode of the device
CI	lock generation module (CGM)	Provides logic and control required for the generation of system and peripheral clocks
CI	lock monitor unit (CMU)	Monitors clock source (internal and external) integrity
С	ross triggering unit (CTU)	Enables synchronization of ADC conversions with a timer event from the eMIOS or from the PIT
	eserial serial peripheral interface DSPI)	Provides a synchronous serial interface for communication with external device
	nhanced modular input output /stem (eMIOS)	Provides the functionality to generate or measure events
Fl	ash memory	Provides non-volatile storage for program code, constants and variables
Fl	exCAN (controller area network)	Supports the standard CAN communications protocol
	MPLL (frequency-modulated nase-locked loop)	Generates high-speed system clocks and supports programmable frequency modulation
	ternal multiplexer (IMUX) SIU ibblock	Allows flexible mapping of peripheral interface on the different pins of the devic
In	ter-integrated circuit (I ² C™) bus	A two wire bidirectional serial bus that provides a simple and efficient method or data exchange between devices
In	terrupt controller (INTC)	Provides priority-based preemptive scheduling of interrupt requests
JT	TAG controller	Provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode
LI	Nflex controller	Manages a high number of LIN (Local Interconnect Network protocol) messages efficiently with a minimum of CPU load
M	emory protection unit (MPU)	Provides hardware access control for all memory references generated in a device
M	ode entry module (MEM)	Provides a mechanism for controlling the device operational mode and mode transition sequences in all functional states; also manages the power control unit reset generation module and clock generation module, and holds the configuration, control and status registers accessible for applications
No	on-Maskable Interrupt (NMI)	Handles external events that must produce an immediate response, such as power down detection
	exus development interface IDI) level	Provides real-time development support capabilities in compliance with the IEEE-ISTO 5001-2003 standard


Table 2. MPC5604B/C series block summary

Table 2. MPC5604B/C series block summary (continued)


	Block	Function
	Periodic interrupt timer (PIT)	Produces periodic interrupts and triggers
www.datashe	Power control unit (PCU) et4u.com	Reduces the overall power consumption by disconnecting parts of the device from the power supply via a power switching device; device components are grouped into sections called "power domains" which are controlled by the PCU
	Real-time counter (RTC)	A free running counter used for time keeping applications, the RTC can be configured to generate an interrupt at a predefined interval independent of the mode of operation (run mode or low-power mode)
	Reset generation module (RGM)	Centralizes reset sources and manages the device reset sequence of the device
	Static random-access memory (SRAM)	Provides storage for program code, constants, and variables
	System integration unit (SIU)	Provides control over all the electrical pad controls and up 32 ports with 16 bits of bidirectional, general-purpose input and output signals and supports up to 32 external interrupts with trigger event configuration
	System status configuration module (SSCM)	Provides system configuration and status data (such as memory size and status, device mode and security status, DMA status), device identification data, debug status port enable and selection, and bus and peripheral abort enable/disable
	System timer module (STM)	Provides a set of output compare events to support AutoSAR and operating system tasks
	System watchdog timer (SWT)	Provides protection from runaway code
	Test control unit (TCU)	An extension of the JTAG controller module, the TCU provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode.

3 Package pinouts

The available LQFP pinouts and the 208 MAPBGA ballmap are provided in the following figures. For pin signal descriptions, please refer to the device reference manual.







		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
	А	PC[8]	PC[13]	NC	NC	PH[8]	PH[4]	PC[5]	PC[0]	NC	NG	PC[2]	NC	PE[15]	NC	NC	NC	A
	в	PC[9]	P8(2)	NC	PC[12]	PE[6]	PH[5]	PC[4]	PH[9]	PH[10]	NC	PC[3]	PG[11]	PG[15]	PG[14]	PA[11]	PA[10]	в
www.datashe	et4	· 66(14)	VDD_HV	PB[3]	PE[7]	PH[7]	PE[5]	PE[3]	VSS_LV	PC[1]	NG	PA[5]	NG	PE[14]	PE[12]	PA[9]	PA[8]	с
	D	NC	NC	PC[15]	NC	PH[6]	PE[4]	PE[2]	VDD_LV	VDD_HV	NC	PA[6]	NC	PG[10]	PF[14]	PE[13]	PA[7]	D
	Ε	PG[4]	PG[5]	PG[3]	PG[2]									PG[1]	PG[0]	PF[15]	VDD_HV	E
	F	PE[0]	PA[2]	PA[1]	PE[1]									PH(0)	PH[1]	PH[3]	PH[2]	F
	G	PE(9)	PE[8]	PE[10]	PA[0]			VSS_HV	VSS_HV	VSS_HV	VSS_HV			VDD_HV	NC	NC	MSEO	G
	н	NC	PE[11]	VDD_HV	NC			VILSS	VSS_HV	VSS_HV	VSS_HV			MDO3	MDO2	MDO0	MDO1	н
	J	RESET	VSS_LV	NC	NC			VILSS	VSS_HV	VSS_HV	VSS_HV			NC	NC	NC	NC	J
	к	EVTI	NC	VDD_BV	VDD_LV			VSS_HV	VSS_HV	VSS_HV	V\$S_HV			NC	PG[12]	PA(3)	PG[13]	к
	L	PG[9]	PG[0]	NC	EVTO									PB[15]	PD[15]	PD[14]	PB(14)	L
	м	PG[7]	PG[6]	PC[10]	PC[11]									PB[13]	PD[13]	PD[12]	PB(12)	м
	N	PB[1]	PF[0]	PB[0]	NC	NC	PA[4]	VSS_LV	EXTAL	VDD_HV	PF[0]	PF[4]	NC	PB[11]	PD[10]	PD[9]	PD[11]	N
	Р	PF[8]	NC	PC[7]	NC	NG	PA[14]	VDD_LV	XTAL	PB[10]	PF[1]	PF[5]	PD[0]	PD[3]	VDD_HV_ ADC	PB(6)	PB[7]	Р
	R	PF[12]	PC[6]	PF[10]	PF[11]	VDD_HV	PA[15]	PA[13]	NC	OGC32K _XTAL	PF[3]	PF[7]	PD[2]	PD[4]	PD[7]	VSS_HV_ ADC	PB[5]	R
	т	NC	NC	NC	мско	NC	PF[13]	PA[12]	NC	OSC32K _EXTAL	PF[2]	PF[6]	PD(1)	PD[5]	PD[6]	PD[8]	PB[4]	т
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	

Figure 4. 208 MAPBGA configuration^{1,2}

1. NC = Not connected

2. 208 MAPBGA available only as development package for Nexus2+

4 Electrical characteristics

4.1 Introduction

This section contains electrical characteristics of the device as well as temperature and power considerations.

www.d**This** product contains devices to protect the inputs against damage due to high static voltages. However, it is advisable to take precautions to avoid application of any voltage higher than the specified maximum rated voltages.

To enhance reliability, unused inputs can be driven to an appropriate logic voltage level (V_{DD} or V_{SS}). This could be done by the internal pull-up and pull-down, which is provided by the product for most general purpose pins.

The parameters listed in the following tables represent the characteristics of the device and its demands on the system.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol "CC" for Controller Characteristics is included in the Symbol column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol "SR" for System Requirement is included in the Symbol column.

CAUTION

All of the following figures are indicative and must be confirmed during either silicon validation, silicon characterization or silicon reliability trial.

4.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the classifications listed in Table 3 are used and the parameters are tagged accordingly in the tables where appropriate.

Classification tag	Tag description
Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

Table 3. Parameter Classifications

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

4.3 NVUSRO register

Portions of the device configuration, such as high voltage supply, oscillator margin, and watchdog enable/disable after reset are controlled via bit values in the Non-Volatile User Options Register (NVUSRO) register.

4.3.1 NVUSRO[PAD3V5V] field description

Table 4 shows how NVUSRO[PAD3V5V] controls the device configuration.

Table 4. PAD3V5V field description¹

Value ²	Description
0	High voltage supply is 5.0 V
1	High voltage supply is 3.3 V

www.datasheet4u.cofh See the device reference manual for more information on the NVUSRO register.

² Default manufacturing value before Flash initialization is '1' (3.3 V)

The DC electrical characteristics are dependent on the PAD3V5V bit value.

4.3.2 NVUSRO[OSCILLATOR_MARGIN] field description

Table 5 shows how NVUSRO[OSCILLATOR_MARGIN] controls the device configuration.

Table 5. OSCILLATOR_MARGIN field description¹

Value ²	Description
0	Low consumption configuration (4 MHz/8 MHz)
1	High margin configuration (4 MHz/16 MHz)

¹ See the device reference manual for more information on the NVUSRO register.

² Default manufacturing value before Flash initialization is '1'

The fast external crystal oscillator consumption is dependent on the OSCILLATOR_MARGIN bit value.

4.4 Absolute maximum ratings

Table 6. Absolute maximum ratings

Symbol		Parameter	Conditions	Va	Value		
Symbo	'1	Faiailletei	Conditions	Min Max		Unit	
V _{SS}	SR	Digital ground on VSS_HV pins		0	0	V	
V _{DD}	SR	Voltage on VDD_HV pins with respect to ground (V _{SS})		-0.3	6.0	V	
V _{SS_LV}	SR	Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V _{SS})		V _{SS} -0.1	V _{SS} +0.1	V	
V_{DD_BV}	SR	Voltage on VDD_BV pin (regulator		-0.3	5.5	V	
		supply) with respect to ground (V _{SS})	Relative to V _{DD}	-0.3	V _{DD} +0.3		
V _{SS_ADC}	SR	Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V _{SS})		V _{SS} -0.1	V _{SS} +0.1	V	
V_{DD_ADC}	SR	Voltage on VDD_HV_ADC pin (ADC		-0.3	5.5	V	
		reference) with respect to ground (V_{SS})	Relative to V _{DD}	-0.3	V _{DD} +0.3		
V _{IN}	SR	Voltage on any GPIO pin with respect to		-0.3	5.5	V	
		ground (V _{SS})	Relative to V _{DD}	-0.3	V _{DD} +0.3		

	Symbol		Parameter	Conditions	Va	Unit	
	Cymbo	•	i di dificici	Conditions	Min	Max	onne
www.datashe	I _{INJPAD} et4u.com		Injected input current on any pin during overload condition		-10	10	mA
	I _{INJSUM}		Absolute sum of all injected input currents during overload condition		-50	50	
	/		Sum of all the static I/O current within a	$V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$		70	mA
		supply segment	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1		64		
	T _{STORAGE}	SR	Storage temperature		-55	150	°C

Table 6. Absolute maximum ratings (continued)

NOTE

Stresses exceeding the recommended absolute maximum ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During overload conditions ($V_{IN} > V_{DD}$ or $V_{IN} < V_{SS}$), the voltage on pins with respect to ground (V_{SS}) must not exceed the recommended values.

4.5 Recommended operating conditions

Symbol		Parameter	Conditions	Va	Unit	
Symbol	I	raianetei	Conditions	Min	Max	Onit
V _{SS}	SR	Digital ground on VSS_HV pins	_	0	0	V
V _{DD} ¹	SR	Voltage on VDD_HV pins with respect to ground (V _{SS})		3.0	3.6	V
V _{SS_LV} ²	SR	Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V_{SS})		V _{SS} -0.1	V _{SS} +0.1	V
V _{DD_BV} ³	SR	Voltage on VDD_BV pin (regulator		3.0	3.6	V
		supply) with respect to ground (V_{SS})	Relative to V _{DD}	V _{DD} -0.1	V _{DD} +0.1	
V _{SS_ADC}	SR	Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V _{SS})		V _{SS} -0.1	V _{SS} +0.1	V
V _{DD_ADC} ⁴	SR	Voltage on VDD_HV_ADC pin (ADC		3.0 ⁵	3.6	V
		reference) with respect to ground (V _{SS})	Relative to V _{DD}	V _{DD} -0.1	V _{DD} +0.1	
V _{IN}	SR	Voltage on any GPIO pin with respect		V _{SS} -0.1	_	V
		to ground (V _{SS})	Relative to V _{DD}	—	V _{DD} +0.1	

Table 7. Recommended operating conditions (3.3 V)

	Symbo	I	Parameter	Conditions	Va	lue	Unit
	Symbo		Faiameter	Conditions	Min	Max	Unit
ww.datashe	I _{INJPAD} et4u.com		Injected input current on any pin during overload condition		-5	5	mA
			Absolute sum of all injected input currents during overload condition		-50	50	
	TV _{DD}	SR	V _{DD} slope to ensure correct power up ⁶		—	0.25	V/µs
					3	—	V/s
	T _A SR Am		Ambient temperature under bias	f _{CPU} < 64 MHz	-40	125	°C
	Т _Ј	SR	Junction temperature under bias		-40	150	1

Table 7. Recommended operating conditions (3.3 V) (continued)

 1 100 nF capacitance needs to be provided between each $V_{\text{DD}}/V_{\text{SS}}$ pair

 $^2~$ 330 nF capacitance needs to be provided between each V_{DD_LV}\!/V_{SS_LV} supply pair.

³ 100 nF capacitance needs to be provided between V_{DD_BV} and the nearest V_{SS_LV} (higher value may be needed depending on external regulator characteristics).

 4 100 nF capacitance needs to be provided between V_DD_ADC/V_SS_ADC pair.

⁵ Full electrical specification cannot be guaranteed when voltage drops below 3.0 V. In particular, ADC electrical characteristics and I/Os DC electrical specification may not be guaranteed. When voltage drops below V_{LVDHVL}, device is reset.

⁶ Guaranteed by device validation

Cumha		Devemator	Conditions	Va	lue	11
Symbo	1	Parameter	Conditions	Min	Max	Unit
V _{SS}	SR	Digital ground on VSS_HV pins		0	0	V
V _{DD} ¹	SR	Voltage on VDD_HV pins with respect to		4.5	5.5	V
		ground (V _{SS})	Voltage drop ²	3.0	5.5	
$V_{SS_{LV}}^{3}$	SR	Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V _{SS})		V _{SS} -0.1	V _{SS} +0.1	V
$V_{DD_BV}^4$	SR Voltage on VDD_BV pin (regulator			4.5	5.5	V
_		supply) with respect to ground (V_{SS})	Voltage drop ⁽²⁾	3.0	5.5	
			Relative to V _{DD}	V _{DD} -0.1	V _{DD} +0.1	
V _{SS_ADC}	SR	Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V _{SS}		V _{SS} -0.1	V _{SS} +0.1	V
V _{DD_ADC} ⁵	SR	Voltage on VDD_HV_ADC pin (ADC		4.5	5.5	V
		reference) with respect to ground (V_{SS})	Voltage drop ⁽²⁾	3.0	5.5	
			Relative to V _{DD}	V _{DD} -0.1	V _{DD} +0.1	
V _{IN}	SR Voltage on any GPIO pin with respect to		V _{SS} -0.1	—	V	
		ground (V _{SS})	Relative to V _{DD}	—	V _{DD} +0.1	
			60		00	

Table 8. Recommended operating conditions (5.0 V)

	Symbo		Parameter	Conditions	Va	lue	Unit
	Symbo	•	raiametei	Conditions	Min	Max	- 01111
www.datashe	I _{INJPAD} et4u.com	SR	Injected input current on any pin during overload condition		-5	5	mA
	I _{INJSUM} SR		Absolute sum of all injected input currents during overload condition		-50	50	
	TV _{DD} SR		V _{DD} slope to ensure correct power up ⁶		—	0.25	V/µs
					3	_	V/s
	T _A	SR	Ambient temperature under bias	f _{CPU} < 60 MHz	-40	125	°C
				f _{CPU} < 64 MHz	-40	105	
	Τ _J	SR	Junction temperature under bias		-40	150	1

Table 8. Recommended operating conditions (5.0 V) (continued)

 $^1\,$ 100 nF capacitance needs to be provided between each V_{DD}/V_{SS} pair.

² Full device operation is guaranteed by design when the voltage drops below 4.5V down to 3.6V. However, certain analog electrical characteristics will not be guaranteed to stay within the stated limits.

 $^3~$ 330 nF capacitance needs to be provided between each V_{DD_LV}/V_{SS_LV} supply pair.

⁴ 100 nF capacitance needs to be provided between V_{DD_BV} and the nearest V_{SS_LV} (higher value may be needed depending on external regulator characteristics).

 $^5\,$ 100 nF capacitance needs to be provided between V_DD_ADC/V_SS_ADC pair.

⁶ Guaranteed by device validation

NOTE

RAM data retention is guaranteed with $V_{DD LV}$ not below 1.08 V.

4.6 Thermal characteristics

4.6.1 Package thermal characteristics

Table 9. LQFP thermal characteristics¹

Symbol	hol	с	Parameter	Conditions ²	Pin	Value ³			Unit
	Ũ	i dramotor	Conditions	count	Min	Тур	Мах	• • • •	
R_{\thetaJA}	CC	D	D Thermal resistance, junction-to-ambient natural convection ⁴	Single-layer board—1s	100			64	°C/W
					144			64	
				Four-layer board—2s2p	100			50.8	
					144			49.4	1

¹ Thermal characteristics are targets based on simulation that are subject to change per device characterization.

² V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C.

³ All values need to be confirmed during device validation.

⁴ Junction-to-ambient thermal resistance determined per JEDEC JESD51-3 and JESD51-6. Thermal test board meets JEDEC specification for this package. When Greek letters are not available, the symbols are typed as R_{thJA} and R_{thJMA}.

;	Symbol C Parameter		Parameter	Conditions	Value	Unit	
F	$R_{ heta JA}$	СС		Thermal resistance, junction-to-ambient natural	Single-layer board—1s	TBD	°C/W
				convection ²	Four-layer board—2s2p		

www.datathermancharacteristics are targets based on simulation that are subject to change per device characterization.

Junction-to-ambient thermal resistance determined per JEDEC JESD51-3 and JESD51-6. Thermal test board meets JEDEC specification for this package. When Greek letters are not available, the symbols are typed as R_{thJA} and R_{thJMA}.

4.6.2 Power considerations

The average chip-junction temperature, T_J, in degrees Celsius, may be calculated using Equation 1:

$$T_{J} = T_{A} + (P_{D} \times R_{\theta JA})$$
 Eqn. 1

Where:

 T_A is the ambient temperature in °C.

 $R_{\theta JA}$ is the package junction-to-ambient thermal resistance, in °C/W.

 P_D is the sum of P_{INT} and $P_{I/O} (P_D = P_{INT} + P_{I/O})$.

P_{INT} is the product of I_{DD} and V_{DD}, expressed in watts. This is the chip internal power.

P_{I/O} represents the power dissipation on input and output pins; user determined.

Most of the time for the applications, $P_{I/O} < P_{INT}$ and may be neglected. On the other hand, $P_{I/O}$ may be significant, if the device is configured to continuously drive external modules and/or memories.

An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is given by:

Therefore, solving equations 1 and 2:

$$K = P_D x (T_A + 273 °C) + R_{\theta JA} x P_D^2$$
 Eqn. 3

Where:

K is a constant for the particular part, which may be determined from Equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J may be obtained by solving equations 1 and 2 iteratively for any value of T_A .

4.7 I/O pad electrical characteristics

4.7.1 I/O pad types

The device provides four main I/O pad types depending on the associated alternate functions:

- Slow pads—These pads are the most common pads, providing a good compromise between transition time and low electromagnetic emission.
- Medium pads—These pads provide transition fast enough for the serial communication channels with controlled current to reduce electromagnetic emission.
- Fast pads—These pads provide maximum speed. There are used for improved Nexus debugging capability.

• Input only pads—These pads are associated to ADC channels and 32 kHz slow external crystal oscillator providing low input leakage.

Medium and Fast pads can use slow configuration to reduce electromagnetic emission, at the cost of reducing AC performance.

4.7.2 I/O input DC characteristics

www.datasheet4u.com. Table 11 provides input DC electrical characteristics as described in Figure 5.






Table 11. I/O input DC electrical characteristics

Symb		с	Parameter	Condi	tions ¹		Value ²		Unit
Cynn	501	Ŭ	i di dificici	Cond	Min	Тур	Max	onne	
V _{IH}	SR	Ρ	Input high level CMOS (Schmitt Trigger)			0.65V _{DD}		V _{DD} +0.4	V
V _{IL}	SR	Ρ	Input low level CMOS (Schmitt Trigger)			-0.4		0.35V _{DD}	
V _{HYS}	СС	С	Input hysteresis CMOS (Schmitt Trigger)			0.1V _{DD}			
I _{LKG}	СС	Ρ	Digital input leakage	No injection	$T_A = -40 \ ^\circ C$		2	—	nA
		Ρ		on adjacent pin	T _A = 25 °C		2	—	
		D		•	T _A = 105 °C		12	500	
		Ρ			T _A = 125 °C		70	1000	
W _{FI}	SR	Ρ	Digital input filtered pulse		1			40	ns
W _{NFI}	SR	Ρ	Digital input not filtered pulse			1000			ns

 1 V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_{A} = –40 to 125 °C, unless otherwise specified

² All values need to be confirmed during device validation.

4.7.3 I/O output DC characteristics

The following tables provide DC characteristics for bidirectional pads:

- Table 12 provides weak pull figures. Both pull-up and pull-down resistances are supported.
- Table 13 provides output driver characteristics for I/O pads when in SLOW configuration.
- Table 14 provides output driver characteristics for I/O pads when in MEDIUM configuration.

www.datasheet44 Table 15 provides output driver characteristics for I/O pads when in FAST configuration.

Table 12. I/O pull-up/pull-down DC electrical characteristics

Syml	Symbol		Parameter	Conditions ¹	Conditions ¹				Unit
			i di di liotor	Conditions		Min	Тур	Max	onic
I _{WPU}	CC			$V_{IN} = V_{IL}, V_{DD} = 5.0 V \pm 10\%$	PAD3V5V = 0	10		150	μΑ
		С	absolute value		$PAD3V5V = 1^2$	10		250	
		Ρ		$V_{IN} = V_{IL}, V_{DD} = 3.3 \text{ V} \pm 10\%$	PAD3V5V = 1	10		150	
I _{WPD}	СС			$V_{IN} = V_{IH}, V_{DD} = 5.0 \text{ V} \pm 10\%$	PAD3V5V = 0	10		150	μA
		С	absolute value		PAD3V5V = 1	10		250	
		Ρ		$V_{IN} = V_{IH}, V_{DD} = 3.3 \text{ V} \pm 10\%$	PAD3V5V = 1	10		150	

 $^1~V_{DD}$ = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified.

² The configuration PAD3V5 = 1 when V_{DD} = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

Table 13. SLOW configuration output buffer electrical characteristics

Sym	bol	С	Parameter				Unit		
J		U	i arameter		Conditions ¹	Min	Тур	Мах	onn
V _{OH}	CC	Ρ	Output high level SLOW configuration	Push Pull	$I_{OH} = -2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$ (recommended)	0.8V _{DD}			V
		С			I _{OH} = -2 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ²	0.8V _{DD}			
		С			$I_{OH} = -1 \text{ mA},$ $V_{DD} = 3.3 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1$ (recommended)	V _{DD} -0.8			
V _{OL}	СС	Ρ	Output low level SLOW configuration	Push Pull	$I_{OL} = 2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$ (recommended)			0.1V _{DD}	V
		С			$I_{OL} = 2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1^{(2)}$			0.1V _{DD}	
		С			I_{OL} = 1 mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 (recommended)			0.5	

 $^1~V_{DD}$ = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified

² The configuration PAD3V5 = 1 when V_{DD} = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

	Sym	bol	с	Parameter		Conditions ¹		Value		Unit
	Sym	IDUI	C	Farameter		Conditions	Min	Тур	Max	Unit
www.datas	V _{OH} heet4			Output high level MEDIUM configuration	Push Pull	I _{OH} = -3.8 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	0.8V _{DD}			V
			Ρ			$I_{OH} = -2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$ (recommended)	0.8V _{DD}			
			С			$I_{OH} = -1 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1^2$	0.8V _{DD}			
			С			$I_{OH} = -1 \text{ mA},$ $V_{DD} = 3.3 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1$ (recommended)	V _{DD} -0.8			
			С			I _{OH} = −100 μA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	0.8V _{DD}			
	V _{OL}	СС		Output low level MEDIUM configuration	Push Pull	I _{OL} = 3.8 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0			0.2V _{DD}	V
			Ρ			$I_{OL} = 2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$ (recommended)			0.1V _{DD}	
			С			$I_{OL} = 1 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1^{(2)}$			0.1V _{DD}	
			С			$I_{OL} = 1 \text{ mA},$ $V_{DD} = 3.3 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1$ (recommended)			0.5	
			C	I _{OH} = 100 μA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0			0.1V _{DD}			

Table 14. MEDIUM configuration output buffer electrical characteristics

V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified
 The configuration PAD3V5 = 1 when V_{DD} = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

Svm	Symbol	C	Parameter		Conditions ¹			Value			
Syn	Symbol C Parameter			Min	Тур	Max	Unit				
V _{OH}	СС	Ρ	Output high level FAST configuration	Push Pull	$I_{OH} = -14$ mA, $V_{DD} = 5.0 V \pm 10\%$, PAD3V5V = 0 (recommended)	0.8V _{DD}			V		
		С			$I_{OH} = -7mA,$ $V_{DD} = 5.0 V \pm 10\%, PAD3V5V = 1^{2}$	0.8V _{DD}					
		С			$I_{OH} = -11$ mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 (recommended)	V _{DD} -0.8					

	Sym	bol	C	Parameter		Conditions ¹		Value		Unit
	Oyn		Č	rarameter		Conditions	Min	Тур	Max	onne
www.datashe	_			•	Push Pull	$I_{OL} = 14mA,$ $V_{DD} = 5.0 V \pm 10\%, PAD3V5V = 0$ (recommended)			0.1V _{DD}	V
			С			$I_{OL} = 7mA,$ $V_{DD} = 5.0 V \pm 10\%, PAD3V5V = 1^{(2)}$			0.1V _{DD}	
			С			I_{OL} = 11mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 (recommended)			0.5	

Table 15. FAST configuration output buffer electrical characteristics (continued)

 1 V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = -40 to 125 °C, unless otherwise specified

² The configuration PAD3V5 = 1 when V_{DD} = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

4.7.4 Output pin transition times

Sym	hal	С	Parameter		onditions ¹		Value ²		Unit
Syn		C	Faiameter			Min	Тур	Max	Unit
T _{tr}	CC	D	Output transition time output pin ³	C _L = 25 pF	$V_{DD} = 5.0 V \pm 10\%$,			50	ns
		Т	SLOW configuration	C _L = 50 pF	PAD3V5V = 0			100	
		D		C _L = 100 pF				125	
		D		C _L = 25 pF	$V_{DD} = 3.3 V \pm 10\%$,			50	
		Т		C _L = 50 pF	PAD3V5V = 1			100	
		D		C _L = 100 pF				125	
T _{tr}	CC	D	Output transition time output pin ⁽³⁾	C _L = 25 pF	$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0 $V_{DD} = 3.3 V \pm 10\%,$ PAD3V5V = 1			10	ns
		Т	MEDIUM configuration	C _L = 50 pF				20	
		D		C _L = 100 pF				40	
		D		C _L = 25 pF				12	
		Т		C _L = 50 pF				25	
		D		C _L = 100 pF				40	
T _{tr}	CC	D	Output transition time output $pin^{(3)}$	C _L = 25 pF	$V_{DD} = 5.0 V \pm 10\%$,			4	ns
			FAST configuration	C _L = 50 pF	PAD3V5V = 0			6	
				C _L = 100 pF				12	
			Ť	C _L = 25 pF	$V_{DD} = 3.3 V \pm 10\%$,			4	
				C _L = 50 pF	PAD3V5V = 1			7	
				C _L = 100 pF]			12	

Table 16. Output pin transition times

 V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified

- ² All values need to be confirmed during device validation.
- ³ C_L includes device and package capacitances (C_{PKG} < 5 pF).

4.7.5 I/O pad current specification

The I/O pads are distributed across the I/O supply segment. Each I/O supply segment is associated to a V_{DD}/V_{SS} supply pair as www.ddescribed in Table 17.

Table 18 provides I/O consumption figures.

In order to ensure device reliability, the average current of the I/O on a single segment should remain below the I_{AVGSEG} maximum value.

In order to ensure device functionality, the sum of the dynamic and static current of the I/O on a single segment should remain below the I_{DYNSEG} maximum value.

Package	Supply segment										
rackaye	1	2	3	4	5	6					
208 MAPBGA ¹	Equivale	ent to 144 LQFP	tribution	MCKO	MDOn/MSEO						
144 LQFP	pin20–pin49	pin51–pin99	pin100-pin122	pin 123-pin19							
100 LQFP	pin16–pin35	pin37–pin69	pin70–pin83	pin 84–pin15							

Table 17. I/O supply segment

¹ 208 MAPBGA available only as development package for Nexus2+

Table 18. I/O consumption

Symbol		с	Parameter	Condi	tions ¹		Value ²		Unit
Gymbol		Ŭ	i arameter	Condi					
IDYNSEG	SR	BB						110	mA
			dynamic and static I/O current within a supply segment	AD3V5V = 1			65		
I _{SWTSLW} ³	СС	D	Dynamic I/O current for SLOW	C _L = 25 pF	$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0			20	mA
			configuration		V _{DD} = 3.3 V ± 10%, PAD3V5V = 1			16	
I _{SWTMED} ⁽³⁾	CC	D	for MEDIUM	C _L = 25 pF	$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0			29	mA
			configuration		V _{DD} = 3.3 V ± 10%, PAD3V5V = 1			17	
I _{SWTFST} ⁽³⁾	СС	D	for FAST	C _L = 25 pF	$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0			110	mA
			configuration		V _{DD} = 3.3 V ± 10%, PAD3V5V = 1			50	

	Symbol		с	Parameter	Condi	tions ¹		Value ²		Unit
	Symbol		C	Farameter	Condi		Min	Тур	Max	Unit
	I _{RMSSLW}	CC	D	Root medium square	C _L = 25 pF, 2 MHz	$V_{DD} = 5.0 V \pm 10\%,$			2.3	mA
www.datashe	et4u.com			I/O current for SLOW configuration	C _L = 25 pF, 4 MHz	PAD3V5V = 0			3.2	
				5	C _L = 100 pF, 2 MHz				6.6	
					C _L = 25 pF, 2 MHz	$V_{DD} = 3.3 V \pm 10\%,$			1.6	
					C _L = 25 pF, 4 MHz	PAD3V5V = 1			2.3	
					C _L = 100 pF, 2 MHz				4.7	
	IRMSMED	СС	D	Root medium square	C _L = 25 pF, 13 MHz	$V_{DD} = 5.0 V \pm 10\%,$			6.6	mA
				I/O current for MEDIUM	C _L = 25 pF, 40 MHz	PAD3V5V = 0			13.4	
				configuration	C _L = 100 pF, 13 MHz				18.3	
					C _L = 25 pF, 13 MHz	$V_{DD} = 3.3 V \pm 10\%,$			5	
					C _L = 25 pF, 40 MHz	PAD3V5V = 1			8.5	
					C _L = 100 pF, 13 MHz				11	
	I _{RMSFST}	СС	D		C _L = 25 pF, 40 MHz	$V_{DD} = 5.0 V \pm 10\%$,			22	mA
				I/O current for FAST configuration	C _L = 25 pF, 64 MHz	PAD3V5V = 0			33	
				5	C _L = 100 pF, 40 MHz				56	
					C _L = 25 pF, 40 MHz	PAD3V5V = 1			14	
					C _L = 25 pF, 64 MHz				20	
					C _L = 100 pF, 40 MHz				35	
	I _{AVGSEG}	SR	D	Sum of all the static	$V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ P}$				70	mA
				I/O current within a supply segment	V _{DD} = 3.3 V ± 10%, P/	AD3V5V = 1			65	


Table 18. I/O consumption (continued)

¹ $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40 \text{ to} 125 \text{ °C}$, unless otherwise specified ² All values need to be confirmed during device validation.


³ Stated maximum values represent peak consumption that lasts only a few ns during I/O transition.

4.8 **nRSTIN** electrical characteristics

The device implements a dedicated bidirectional RESET pin.







	Symbo		с	Paramatar	Conditions ¹		Value ²		Unit
	Symbo		C	Parameter	Conditions	Min	Тур	Max	
ashee	V _{IH} et4u.com	SR	Ρ	Input High Level CMOS (Schmitt Trigger)		0.65V _{DD}		V _{DD} +0.4	V
	V _{IL}	SR	Ρ	Input low Level CMOS (Schmitt Trigger)		-0.4		0.35V _{DD}	V
	V _{HYS}	СС	С	Input hysteresis CMOS (Schmitt Trigger)		0.1V _{DD}			V
	V _{OL}	CC	Ρ	Output low level	Push Pull, $I_{OL} = 2mA$, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 (recommended)			0.1V _{DD}	V
					Push Pull, I_{OL} = 1mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ³			0.1V _{DD}	
					Push Pull, $I_{OL} = 1mA$, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 (recommended)			0.5	
	T _{tr}	СС	D	Output transition time output pin ⁴	C _L = 25pF, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0			10	ns
				MEDIUM configuration	C _L = 50pF, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0			20	
					C _L = 100pF, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0			40	
					C _L = 25pF, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1			12	
					C _L = 50pF, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1			25	
					C _L = 100pF, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1			40	
	W _{FRST}	SR	Ρ	nRSTIN input filtered pulse				40	ns
,	W _{NFRST}	SR	Ρ	nRSTIN input not filtered pulse		1000			ns
	I _{WPU}	СС	Ρ	Weak pull-up current	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	10		150	μΑ
				absolute value	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	10		150	
					$V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1^5$	10		250	

Table 19. Reset electrical characteristics

¹ V_{DD} = $3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, T_A = -40 to 125 °C, unless otherwise specified

² All values need to be confirmed during device validation.

 $^4~$ CL includes device and package capacitance (C_{PKG} < 5 pF).

⁵ The configuration PAD3V5 = 1 when V_{DD} = 5 V is only transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

³ This is a transient configuration during power-up, up to the end of reset PHASE2 (refer to RGM module section of device reference manual).

4.9 **Power management electrical characteristics**

4.9.1 Voltage regulator electrical characteristics

The device implements an internal voltage regulator to generate the low voltage core supply V_{DD_LV} from the high voltage ballast supply V_{DD_BV} . The regulator itself is supplied by the common I/O supply V_{DD} . The following supplies are involved:

- HV—High voltage external power supply for voltage regulator module. This must be provided externally through V_{DD} power pin.
- BV—High voltage external power supply for internal ballast module. This must be provided externally through V_{DD_BV} power pin. Voltage values should be aligned with V_{DD}.
- LV—Low voltage internal power supply for core, FMPLL and flash digital logic. This is generated by the internal voltage regulator but provided outside to connect stability capacitor. It is further split into four main domains to ensure noise isolation between critical LV modules within the device:
 - LV_COR—Low voltage supply for the core. It is also used to provide supply for FMPLL through double bonding.
 - LV_CFLA—Low voltage supply for code flash module. It is supplied with dedicated ballast and shorted to LV_COR through double bonding.
 - LV_DFLA—Low voltage supply for data flash module. It is supplied with dedicated ballast and shorted to LV_COR through double bonding.
 - LV_PLL—Low voltage supply for FMPLL. It is shorted to LV_COR through double bonding.




Figure 8. Voltage regulator capacitance connection

The internal voltage regulator requires external capacitance (C_{REGn}) to be connected to the device in order to provide a stable low voltage digital supply to the device. Capacitances should be placed on the board as near as possible to the associated pins. Care should also be taken to limit the serial inductance of the board to less than 5 nH.

Each decoupling capacitor must be placed between each of the three V_{DD_LV}/V_{SS_LV} supply pairs to ensure stable voltage (see Section 4.5, "Recommended operating conditions).

	Symbol		с	Doromotor	Conditions ¹		Value ²		11-14
asheet4	Symbol u.com		C	Parameter	Conditions	Min	Тур	Max	Unit
	C _{REGn}	SR		Internal voltage regulator external capacitance		200		330	nF
	R _{REG}	SR		Stability capacitor equivalent serial resistance				0.2	W
	C _{DEC1}	SR	—	Decoupling capacitance ³ ballast	V _{DD_BV} /V _{SS_LV} pair	100	470 ⁴		nF
	C _{DEC2}	SR		Decoupling capacitance regulator supply	V _{DD} /V _{SS} pair	10	100		nF
	V _{MREG}	СС	Ρ	Main regulator output voltage	Before trimming		1.32		V
					After trimming		1.28		
	I _{MREG}	SR		Main regulator current provided to V _{DD_LV} domain				200	mA
	IMREGINT	СС	D	Main regulator module current	I _{MREG} = 200 mA			2	mA
				consumption	I _{MREG} = 0 mA			1	
	V _{LPREG}	СС	Ρ	Low power regulator output voltage	After trimming		1.23		V
	I _{LPREG}	SR	—	Low power regulator current provided to $V_{DD_{LV}}$ domain				15	mA
I	LPREGINT	СС	D	Low power regulator module current consumption	I _{LPREG} = 15 mA; T _A = 55 °C			600	μA
				-	I _{LPREG} = 0 mA; T _A = 55 °C		5	TBD	
,	V _{ULPREG}	СС	Ρ	Ultra low power regulator output voltage	Post trimming		1.23		V
	I _{ULPREG}	SR		Ultra low power regulator current provided to V _{DD_LV} domain				5	mA
ار	JLPREGINT	СС	D	Ultra low power regulator module current consumption	I _{ULPREG} = 5 mA; T _A = 55 °C			100	μA
					I _{ULPREG} = 0 mA; T _A = 55 °C		2	TBD	_
I	VREGREF	СС	D	Main LVDs and reference current consumption (low power and main regulator switched off)	T _A = 55 °C		17		μA
١ _\	/REDLVD12	СС	D	Main LVD current consumption (switch-off during standby)	T _A = 55 °C		2	TBD	μA
	I _{DD_BV}	сс	D	In-rush current on V _{DD_BV} during power-up				400	mA

Table 20. Voltage regulator electrical characteristics

 $^1~$ V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified

 2 All values need to be confirmed during device validation.

- ³ This capacitance value is driven by the constraints of the external voltage regulator supplying the V_{DD_BV} voltage. A typical value is in the range of 470 nF.
- ⁴ External regulator and capacitance circuitry must be capable of providing I_{DD_BV} while maintaining supply V_{DD_BV} in operating range.

4.9.2 Voltage monitor electrical characteristics


The device implements a Power-on Reset (POR) module to ensure correct power-up initialization, as well as four low voltage detectors (LVDs) to monitor the V_{DD} and the V_{DD} LV voltage while device is supplied:

- POR monitors V_{DD} during the power-up phase to ensure device is maintained in a safe reset state
- LVDHV3 monitors V_{DD} to ensure device reset below minimum functional supply
- LVDHV5 monitors V_{DD} when application uses device in the 5.0 V \pm 10% range
- LVDLVCOR monitors power domain No. 1
- LVDLVBKP monitors power domain No. 0

NOTE

When enabled, power domain No. 2 is monitored through LVD_DIGBKP.





	Symbol		с	Parameter	Conditions ¹		Value ²		Unit
	Gymbol		Ŭ	ranneter	Conditions	Min	Тур	Max	
	V _{PORUP}	SR P Supply for functional POR module		$T_A = 25 \ ^\circ C,$	1.0		5.5	V	
www.datashe	VPORH	СС	Ρ	Power-on reset threshold	after trimming	1.5		2.6	
	V _{LVDHV3H}	СС	Т	LVDHV3 low voltage detector high threshold				2.9	
	V _{LVDHV3L} CC		Ρ	LVDHV3 low voltage detector low threshold		2.7			
	EVENIVOE		Т	LVDHV5 low voltage detector high threshold				4.4	
			Ρ	LVDHV5 low voltage detector low threshold		3.8			
	V _{LVDLVCORL} CC		Ρ	LVDLVCOR low voltage detector low threshold		1.07		1.11	
	V _{LVDLVBKPL}	CC	Ρ	LVDLVBKP low voltage detector low threshold		1.07		1.11	

Table 21. Low voltage monitor electrical characteristics

 $^1~$ V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified

 2 All values need to be confirmed during device validation.

4.10 Low voltage domain power consumption

Table 22 provides DC electrical characteristics for significant application modes. These values are indicative values; actual consumption depends on the application.

Symbol		с	Parameter	Conditions ¹			Value		Unit
Symbol		C	raidilietei	Conditions		Min	Тур	Max	Onic
I _{DDMAX}	SR	_	Maximum current					150	mA
I _{DDRUN} ²	СС	Ρ	RUN mode current				80		mA
IDDHALT	СС	Ρ	HALT mode current				20		mA
I _{DDSTOP}	СС	Ρ	STOP mode current	Slow internal RC oscillator	T _A = 25 °C		180	700	μA
		D		(128 kHz) running	T _A = 55 °C		TBD		
		D			T _A = 85 °C				
		С			T _A = 105 °C				
		С			T _A = 125 °C				
I _{DDSTDBY2}	СС	Ρ	STANDBY2 mode current	Slow internal RC oscillator	T _A = 25 °C		30	100	μA
		D		(128 kHz) running	T _A = 55 °C		TBD		
		D			T _A = 85 °C				
		С			T _A = 105 °C				
		С			T _A = 125 °C		1		

Table 22. Low voltage power domain electrical characteristics

	Symbol		С	Parameter	Conditions ¹			Value		Unit
	Gymbol	I _{DDSTDBY1} CC					Min	Тур	Max	0.111
	I _{DDSTDBY1}				Slow internal RC oscillator	T _A = 25 °C		20	60	μA
www.datashe	et4u.com		D		(128 kHz) running	T _A = 55 °C		TBD		
			Т			T _A = 85 °C				
			D			T _A = 105 °C				
			D			T _A = 125 °C				

 Table 22. Low voltage power domain electrical characteristics (continued)

 1 V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = -40 to 125 °C, unless otherwise specified

² Running consumption is given on voltage regulator supply (V_{DDREG}). It does not include consumption linked to I/Os toggling. This value is **highly** dependent on the application. The given value is thought to be a **worst case value** with all peripherals running, and code fetched from flash. It is to be noticed that this value can be significantly reduced by application: switch-off not used peripherals (default), reduce peripheral frequency through internal prescaler, fetch from RAM most used functions, use low power mode when possible.

4.11 Flash memory electrical characteristics

4.11.1 Program/Erase characteristics

Table 23 shows the program and erase characteristics.

				Value					
Symbol		С	Parameter	Min	Typ ¹	Initial max ²	Max ³	Unit	
T _{dwprogram}	СС	С	Double word (64 bits) program time ⁴	_	22	TBD	500	μs	
T _{16Kpperase}			16 KB block pre-program and erase time	_	300	500	5000	ms	
T _{32Kpperase}			32 KB block pre-program and erase time	_	400	600	5000	ms	
T _{128Kpperase}			128 KB block pre-program and erase time		800	1300	7500	ms	

¹ Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization.

² Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage.

³ The maximum program and erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.

⁴ Actual hardware programming times. This does not include software overhead.

Table 24. Fl	ash module life	
Parameter	Conditions	
rarameter	Conditions	Μ

Value

	Symbo		С	Parameter	Conditions			Unit
		-				Min	Тур	•
.datashe	P/E et4u.com	CC	С	Number of program/erase cycles per block for 16 Kbyte blocks over the operating temperature range (T _J)	_	100,000	_	cycles
	P/E	CC	С	Number of program/erase cycles per block for 32 Kbyte blocks over the operating temperature range (T _J)	_	10,000	100,000 ¹	cycles
	P/E	СС	CC C Number of program/erase cycle block for 128 Kbyte blocks over operating temperature range (1		_	1,000	100,000 ⁽¹⁾	cycles
	Retention	СС	С	Minimum data retention at 85 °C average ambient temperature ²	Blocks with 0–1,000 P/E cycles	20	_	years
					Blocks with 10,000 P/E cycles	10	_	years
					Blocks with 100,000 P/E cycles	1–5 ⁽¹⁾	—	years

¹ To be confirmed

www.

² Ambient temperature averaged over duration of application, not to exceed recommended product operating temperature range.

Table 25. Flash read access timing

Symb	ool	С	Parameter	Conditions ¹	Max	Unit
f _{READ}	f _{READ} CC P Maximum frequency for Flash reading		2 wait states	64	MHz	
		С		1 wait state	40	
		С		0 wait states	20	

 1 V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

4.11.2 Flash power supply DC characteristics

Table 26 shows the power supply DC characteristics on external supply.

Table 26. Flash power supply DC electrical characteristics

Symbo	0	C	Parameter Conditions ¹		Value ²			Unit
Symb	01	C	raiametei			Тур	Max	Onic
I _{FREAD}	CC	D	Sum of the current consumption on $V_{\mbox{\scriptsize DDHV}}$ and $V_{\mbox{\scriptsize DDBV}}$ on read access	Flash module read f _{CPU} = 64 MHz ³			33	mA
I _{FMOD}	СС		Sum of the current consumption on V_{DDHV} and V_{DDBV} on matrix modification (program/erase)	Program/Erase on-going while reading Flash registers $f_{CPU} = 64 \text{ MHz}^{(3)}$			33	mA
I _{FLPW}	СС		Sum of the current consumption on $V_{\mbox{\scriptsize DDHV}}$ and $V_{\mbox{\scriptsize DDBV}}$ during Flash low-power mode				900	μA

	Symbo	ol.	с	Parameter	Conditions ¹	,	Value ²	2	Unit
	Gymbol		Ŭ	i di dificici	Conditions	Min	Тур	Max	onne
	I _{FPWD}	СС	D	Sum of the current consumption on $V_{\mbox{\scriptsize DDHV}}$				150	μΑ
www.datashe	et4u.com			and $V_{\mbox{\scriptsize DDBV}}$ during Flash power-down mode					

Table 26. Flash power supply DC electrical characteristics

 1 V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified

² All values need to be confirmed during device validation.

³ f_{CPU} 64 MHz can be achieved only at up to 105 °C

4.11.3 Start-up/Switch-off timings

Table 27.	Start-up	time/Switch-off time
-----------	----------	----------------------

Symbol		с	Parameter	Conditions ¹		Value		
Symbol		C	raiameter	Conditions	Min	Тур	Max	Unit
T _{FLARSTEXIT}	СС	Т	Delay for Flash module to exit reset mode				125	μs
T _{FLALPEXIT}	СС	Т	Delay for Flash module to exit low-power mode				0.5	
T _{FLAPDEXIT}	СС	Т	Delay for Flash module to exit power-down mode				30	
T _{FLALPENTRY}	СС	Т	Delay for Flash module to enter low-power mode				0.5	
T _{FLAPDENTRY}	СС	Т	Delay for Flash module to enter power-down mode				1.5	

 1 V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

4.12 Electromagnetic compatibility (EMC) characteristics

Susceptibility tests are performed on a sample basis during product characterization.

4.12.1 Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user apply EMC software optimization and pre-qualification tests in relation with the EMC level requested for his application.

- Software recommendations The software flowchart must include the management of runaway conditions such as:
 - Corrupted program counter
 - Unexpected reset
 - Critical data corruption (control registers...)
- Prequalification trials Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the reset pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring.

4.12.2 Electromagnetic interference (EMI)

The product is monitored in terms of emission based on a typical application. This emission test conforms to the IEC 61967-1 www.dstandard.which specifies the general conditions for EMI measurements.

Symbol		C	Parameter	Conditions			Value		Unit
		C	Farameter		Min	Тур	Max		
	SR		Scan range			0.150		1000	MHz
f _{CPU}	SR		Operating frequency			64		MHz	
V _{DD_LV}	SR		LV operating voltages				1.28		V
S _{EMI}	СС	Т	Peak level	LQFP144 package	No PLL frequency modulation			18	dBµV
					± 2% PLL frequency modulation			14 ³	dBµV

Table 28. EMI radiated emission measurement^{1,2}

¹ EMI testing and I/O port waveforms per IEC 61967-1, -2, -4

² For information on conducted emission and susceptibility measurement (norm IEC 61967-4), please contact your local marketing representative.

³ All values need to be confirmed during device validation

4.12.3 Absolute maximum ratings (electrical sensitivity)

Based on two different tests (ESD and LU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity.

4.12.3.1 Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts*(n+1) supply pin). This test conforms to the AEC-Q100-002/-003/-011 standard.

Symbo	I	С	Ratings	Conditions	Class	Max value	Unit
V _{ESD(HBM)}	CC		Electrostatic discharge voltage (Human Body Model)	$T_A = 25 \degree C$ conforming to AEC-Q100-002	H1C	2000	V
V _{ESD(MM)}	СС		Electrostatic discharge voltage (Machine Model)	$T_A = 25 \text{ °C}$ conforming to AEC-Q100-003	M2	200	
V _{ESD(CDM)}	СС	Т	Electrostatic discharge voltage (Charged Device Model)	$T_A = 25 \text{ °C}$ conforming to AEC-Q100-011	C-Q100-011 C3A 500 750 (corners)		

Table 29. ESD absolute maximum ratings^{1 2}

¹ All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

² A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

4.12.3.2 Static latch-up (LU)

www.datasheet4u.com Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with the EIA/JESD 78 IC latch-up standard.

Table 30. Latch-up results

Syn	nbol	С	Parameter	Conditions	Class
LU	CC	Т	1	$T_A = 125 \text{ °C}$ conforming to JESD 78	II level A

4.13 Fast external crystal oscillator (4 to 16 MHz) electrical characteristics

The device provides an oscillator/resonator driver. Figure 10 describes a simple model of the internal oscillator driver and provides an example of a connection for an oscillator or a resonator.

Table 31 provides the parameter description of 4 MHz to 16 MHz crystals used for the design simulations.




Figure 10. Crystal oscillator and resonator connection scheme

NOTE

XTAL/EXTAL must not be directly used to drive external circuits.

vww.datashe	et4 Nominal frequency (MHz)	NDK crystal reference	Crystal equivalent series resistance ESR Ω	Crystal motional capacitance (C _m) fF	Crystal motional inductance (L _m) mH	Load on xtalin/xtalout C1 = C2 (pF) ¹	Shunt capacitance between xtalout and xtalin C0 ² (pF)
	4	NX8045GB	300	2.68	591.0	21	2.93
	8	NX5032GA	300	2.46	160.7	17	3.01
	10		150	2.93	86.6	15	2.91
	12		120	3.11	56.5	15	2.93
	16		120	3.90	25.3	10	3.00

Table 31. Crystal description

¹ The values specified for C1 and C2 are the same as used in simulations. It should be ensured that the testing includes all the parasitics (from the board, probe, crystal, etc.) as the AC / transient behavior depends upon them.

² The value of C0 specified here includes 2 pF additional capacitance for parasitics (to be seen with bond-pads, package, etc.).

Figure 11. Fast external crystal oscillator (4 to 16 MHz) electrical characteristics




Table 32. Fast external crystal oscillator (4 to 16 MHz) electrical characteristics

Symbo	Symbol		ol		Symbol		Parameter	Conditions ¹		Value ²		Unit
Symbol		C		Min	Тур	Max						
f _{FXOSC}	SR		Fast external crystal oscillator frequency		4.0		16.0	MHz				

W

	Cumb al		с	Benerication	0		11		
	Symbol		C	Parameter	Conditions ¹	Min	Тур	Max	Unit
www.datashe	g mFXOSC et4u.com	СС	С	Fast external crystal oscillator transconductance	$V_{DD} = 3.3 V \pm 10\%$, PAD3V5V = 1 OSCILLATOR_MARGIN = 0	2.2		8.2	mA/V
		СС	Ρ		$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0 OSCILLATOR_MARGIN = 0	2.0		7.4	
		СС	С		$V_{DD} = 3.3 V \pm 10\%$, PAD3V5V = 1 OSCILLATOR_MARGIN = 1	2.7		9.7	
		СС	С		$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0 OSCILLATOR_MARGIN = 1	2.5		9.2	
	V _{FXOSC}	СС	Т	Oscillation amplitude at EXTAL	f _{OSC} = 4 MHz, OSCILLATOR_MARGIN = 0	1.3			V
					f _{OSC} = 16 MHz, OSCILLATOR_MARGIN = 1	1.3			
	V _{FXOSCOP}	СС	Ρ	Oscillation operating point			0.95		V
	I _{FXOSC} ,3	СС	Т	Fast external crystal oscillator consumption				3	mA
	T _{FXOSCSU}	СС	Т	Fast external crystal oscillator start-up time	f _{OSC} = 4 MHz, OSCILLATOR_MARGIN = 0			6	ms
					f _{OSC} = 16 MHz, OSCILLATOR_MARGIN = 1			1.8	
	V _{IH}	SR	Ρ	Input high level CMOS (Schmitt Trigger)	Oscillator bypass mode	0.65V _{DD}		V _{DD} +0.4	V
	V _{IL}	SR	Ρ	Input low level CMOS (Schmitt Trigger)	Oscillator bypass mode	-0.4		0.35V _{DD}	V

Table 32. Fast external crystal oscillator (4 to 16 MHz) electrical characteristics (continued)


 1 V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

 $^{2}\,$ All values need to be confirmed during device validation.

³ Stated values take into account only analog module consumption but not the digital contributor (clock tree and enabled peripherals)

4.14 Slow external crystal oscillator (32 kHz) electrical characteristics

The device provides a low power oscillator/resonator driver.



NOTE

OSC32K_XTAL/OSC32K_EXTAL must not be directly used to drive external circuits.




Figure 13. Equivalent circuit of a quartz crystal

Table 33. Crystal motional characteristics¹

Cumbal	Parameter	Conditions		l lucit		
Symbol	Farameter	Conditions	Min	Тур	Мах	Unit
L _m	Motional inductance	_		11.796		KH
Cm	Motional capacitance	—		2		fF
C1/C2	Load capacitance at OSC32K_XTAL and OSC32K_EXTAL with respect to ground ²		18		28	pF
R _m ³	Motional resistance	AC coupled @ C0 = 2.85 pF^4			65	kW
		AC coupled @ $C0 = 4.9 \text{ pF}^{(4)}$			50	-
		AC coupled @ $C0 = 7.0 \text{ pF}^{(4)}$			35	1
		AC coupled @ $C0 = 9.0 \text{ pF}^{(4)}$			30	1

¹ The crystal used is Epson Toyocom MC306.

- ² This is the recommended range of load capacitance at OSC32K_XTAL and OSC32K_EXTAL with respect to ground. It includes all the parasitics due to board traces, crystal and package.
- 3 Maximum ESR (R_m) of the crystal is 50 k Ω
- ⁴ C0 Includes a parasitic capacitance of 2.0 pF between OSC32K_XTAL and OSC32K_EXTAL pins




Figure 14. Slow external crystal oscillator (32 kHz) electrical characteristics

Table 34. Slow external crystal oscillator (32 kHz) electrical characteristics

Symbol		с	Parameter	Conditions ¹		Value ²		Unit	
Symbol		C	Falameter	Conditions	Min	Тур	Max		
f _{sxosc}	SR	_	Slow external crystal oscillator frequency		32	32.768	40	kHz	
9 _{mSXOSC}	СС		Slow external crystal oscillator transconductance	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1		TBD	mA/V		
				V _{DD} = 5.0 V ± 10% PAD3V5V = 0		TBD			
				V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	TBD				
				V _{DD} = 5.0 V ± 10%, PAD3V5V = 0		TBD			
V _{SXOSC}	СС	Т	Oscillation amplitude			0.6		V	
I _{SXOSCBIAS}	СС	Т	Oscillation bias current			TBD		μA	
I _{sxosc}	СС	Т	Slow external crystal oscillator consumption				8	μA	
T _{SXOSCSU}	СС	Τ	Slow external crystal oscillator start-up time				2	S	

 1 V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified

² All values need to be confirmed during device validation.

4.15 FMPLL electrical characteristics

The device provides a frequency-modulated phase-locked loop (FMPLL) module to generate a fast system clock from the main oscillator driver.

www.datashe	et4u.com Symbo	2	с	Parameter	Conditions ¹		Value ²		Unit
	Cymbe	,	Ŭ	i diameter	Conditions	Min	Тур	Max	
	f _{PLLIN}	SR	_	FMPLL reference clock ³		4		64	MHz
	Δ_{PLLIN}	SR		FMPLL reference clock duty cycle ⁽³⁾		40		60	%
	f _{PLLOUT}	СС	Ρ	FMPLL output clock frequency		16		64	MHz
	f _{CPU}	SR	—	System clock frequency				64 ⁴	MHz
	f _{FREE}	СС	Ρ	Free-running frequency		20		150	MHz
	t _{LOCK}	СС	Ρ	FMPLL lock time	Stable oscillator (f _{PLLIN} = 16 MHz)		40	100	μs
	Δt_{LTJIT}	СС		FMPLL long term jitter	f _{PLLIN} = 16 MHz (resonator), f _{PLLCLK} @ 64 MHz, 4000 cycles		TBD		ns
	I _{PLL}	СС	С	FMPLL consumption	T _A = 25 °C			4	mA

Table 35.	FMPLL	electrical	characteristics

 1 V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

² All values need to be confirmed during device validation.

³ PLLIN clock retrieved directly from FXOSC clock. Input characteristics are granted when oscillator is used in functional mode. When bypass mode is used, oscillator input clock should verify f_{PLLIN} and Δ_{PLLIN} .

⁴ f_{CPU} 64 MHz can be achieved only at up to 105 °C

4.16 Fast internal RC oscillator (16 MHz) electrical characteristics

The device provides a 16 MHz fast internal RC oscillator. This is used as the default clock at the power-up of the device.

Table 36. Fast internal RC oscillator (16 MHz) electrical characteristics

Symbol		с	Parameter	Conditions ¹		Unit		
Cymbol		Ŭ	i di dificici	Conditions	Min	Тур	Мах	•
f _{FIRC}	СС		Fast internal RC oscillator high	T _A = 25 °C, trimmed		16		MHz
	SR	—	frequency		12		20	
I _{FIRCRUN} ^{3,}	CC		Fast internal RC oscillator high frequency current in running mode	T _A = 25 °C, trimmed			200	μA
I _{FIRCPWD}	СС		Fast internal RC oscillator high	T _A = 25 °C		TBD	10	μΑ
			frequency current in power down mode	T _A = 55 °C		TBD	TBD	

	Symbol		с	Parameter	Co	onditions ¹		Value ²		Unit
	Gymbol		Ŭ	rarameter		Min	Тур	Мах	onne	
	I _{FIRCSTOP}	СС	Т	Fast internal RC oscillator high	T _A = 25 °C	sysclk = off		500		μΑ
ww.datashe	et4u.com			frequency and system clock current in stop mode		sysclk = 2 MHz		600		
						sysclk = 4 MHz		700		
						sysclk = 8 MHz		900		
						sysclk = 16 MHz		1250		
	T _{FIRCSU}	СС	С	Fast internal RC oscillator	T _A = 55 °C	$V_{DD} = 5.0 \text{ V} \pm 10\%$		1.1	2.0	μs
			_	start-up time		$V_{DD} = 3.3 \text{ V} \pm 10\%$		TBD	TBD	
			_		T _A = 125 °C	$V_{DD} = 5.0 \text{ V} \pm 10\%$			TBD	
			_			$V_{DD} = 3.3 \text{ V} \pm 10\%$			TBD	
	$\Delta_{FIRCPRE}$	СС	С	Fast internal RC oscillator precision after software trimming of f _{FIRC}	T _A = 25 °C		-1		+1	%
	$\Delta_{\rm FIRCTRIM}$	СС	С	Fast internal RC oscillator trimming step	T _A = 25 °C			1.6		%
	$\Delta_{\sf FIRCVAR}$	CC	С	Fast internal RC oscillator variation in temperature and supply with respect to f_{FIRC} at $T_A = 55$ °C in high-frequency configuration			-5		+5	%

Table 36. Fast internal RC oscillator (16 MHz) electrical characteristics (continued)

 $^1~V_{DD}$ = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified.

² All values need to be confirmed during device validation.

³ This does not include consumption linked to clock tree toggling and peripherals consumption when RC oscillator is ON.

4.17 Slow internal RC oscillator (128 kHz) electrical characteristics

The device provides a 128 kHz slow internal RC oscillator. This can be used as the reference clock for the RTC module.

Table 37. Slow internal RC oscillator (128 kHz) electrical characteristics

Symbol (Parameter	Conditions ¹		Unit		
			raiametei	Conditions	Min	Тур	Max	•
f _{SIRC}	СС	Ρ	Slow internal RC oscillator low	T _A = 25 °C, trimmed		128		kHz
	SR	—	frequency		100		150	
I _{SIRC} ^{3,}	СС		Slow internal RC oscillator low frequency current	T _A = 25 °C, trimmed			5	μA
T _{SIRCSU}	СС	Ρ	Slow internal RC oscillator start-up time	$T_A = 25 \text{ °C}, V_{DD} = 5.0 \text{ V} \pm 10\%$	TBD	8	12	μs

MPC5604B/C Microcontroller Data Sheet, Rev. 2

W

	Symbol		с	Parameter	Conditions ¹			Unit	
			Ŭ	i di dinetter	oonalions	Min	Тур	Max	onne
www.datashe	∆ _{SIRCPRE} et4u.com	СС	С	Slow internal RC oscillator precision after software trimming of f _{SIRC}	T _A = 25 °C	-2		+2	%
	$\Delta_{SIRCTRIM}$	СС	С	Slow internal RC oscillator trimming step			2.7		
	$\Delta_{SIRCVAR}$	СС	-	Slow internal RC oscillator variation in temperature and supply with respect to f_{SIRC} at $T_A = 55$ °C in high frequency configuration	High frequency configuration	-10		+10	%

 Table 37. Slow internal RC oscillator (128 kHz) electrical characteristics (continued)

 1 V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = -40 to 125 °C, unless otherwise specified.

² All values need to be confirmed during device validation.

³ This does not include consumption linked to clock tree toggling and peripherals consumption when RC oscillator is ON.

4.18 On-chip peripherals

4.18.1 Current consumption

Symbo	1	с	Parameter	Conditions		Value	•	Unit
Symbo	•	C	raiametei	Conditions	Min	Тур	Max	Unit
I _{DD(ADC)}	СС	Т	ADC supply current	$T_A = 25 \ ^{\circ}C$		TBD	µA/MHz	
I _{DD(CAN)}	CC	Т	CAN (FlexCAN) supply current	T _A = 25 °C		TBD		
I _{DD(CTU)}	СС	Т	CTU supply current	$T_A = 25 \ ^{\circ}C$		TBD		
I _{DD(eMIOS)}	СС	Т	eMIOS supply current	$T_A = 25 \ ^{\circ}C$		TBD		
I _{DD(FLASH)}	СС	Т	Flash supply current	(see Table 26))			
I _{DD(I2C)}	СС	Т	I2C supply current	$T_A = 25 \ ^{\circ}C$		TBD		µA/MHz
I _{DD(FMPLL)}	СС	Т	FMPLL supply current	(see Table 35))			
I _{DD(RTC)}	СС	Т	RTC supply current	$T_A = 25 \ ^{\circ}C$		TBD		µA/MHz
I _{DD(SCI)}	СС	Т	SCI (LINFlex) supply current	$T_A = 25 \ ^{\circ}C$		TBD		
I _{DD(SIU)}	СС	Т	SIU supply current	$T_A = 25 \ ^{\circ}C$		TBD		
I _{DD(SPI)}	СС	Т	SPI (DSPI) supply current	$T_A = 25 \ ^{\circ}C$		TBD		
I _{DD(SWT)}	СС	Т	SWT supply current	T _A = 25 °C		TBD		

Table 38. On-chip peripherals current consumption

4.18.2 DSPI characteristics

	N	Cumh	-1		Deveneet		V	alue		Unit
	No.	Symb	01	С	Paramet	Min	Тур	Мах		
tashe <u>e</u> i	14u.0	t _{SCK}	SR	D	SCK cycle time		64			ns
	_	f _{DSPI}	SR	D	DSPI digital controller frequer	юу			f _{CPU}	MHz
	_	∆t _{CSC}	сс	D	Internal delay between pad as pad as pad as pad as pad associated to CSn in mas				120 ¹	ns
-	2	t _{CSCext} ²	СС	D	CS to SCK delay	Master mode	t _{CSCext} =	t _{CSC} + ∆t	CSC	ns
			SR	D		Slave mode	32			
	3	t _{ASCext} ³	СС	D	After SCK delay	Master mode	t _{ASCext} =	t _{ASC} + ∆t	CSC	ns
			SR	D		Slave mode	1/f _{DSPI} + 5 ns			ns
	4	t _{SDC}	СС	D	SCK duty cycle	Master mode		t _{SCK} /2		ns
			SR	D		Slave mode	t _{SCK} /2			
	5	t _A	SR	D	Slave access time		27			ns
	6	t _{DI}	SR	D	Slave SOUT disable time		0			ns
	7					_				
	8					_				
F	9	t _{SUI}	SR	D	Data setup time for inputs	Master (MTFE = 0)	35			ns
						Slave	5			_
						Master (MTFE = 1)	35			_
	10	t _{HI}	SR	D	Data hold time for inputs	Master (MTFE = 0)	0			ns
						Slave	2 ⁴			_
						Master (MTFE = 1)	0			_
	11	t _{SUO} 5	СС	D	Data valid after SCK edge	Master (MTFE = 0)			32	ns
						Slave			34	_
						Master (MTFE = 1)			32	_
F	12	t _{HO} ⁽⁵⁾	СС	D	Data hold time for outputs	Master (MTFE = 0)	2			ns
						Slave	5.5			-
						Olave	0.0			

Table 39. DSPI characteristics

¹ Maximum is reached when CSn pad is configured as SLOW pad while SCK pad is configured as MEDIUM pad.

² The t_{CSC} delay value is configurable through a register. When configuring t_{CSC} (using PCSSCK and CSSCK fields in DSPI_CTARx registers), delay between internal CS and internal SCK must be higher than Δt_{CSC} to ensure positive t_{CSCext}.

³ The t_{ASC} delay value is configurable through a register. When configuring t_{ASC} (using PASC and ASC fields in DSPI_CTARx registers), delay between internal CS and internal SCK must be higher than Δt_{ASC} to ensure positive t_{ASCext}.

⁴ This delay value corresponds to SMPL_PT = 00b which is bit field 9 and 8 of DSPI_MCR register.

⁵ SCK and SOUT configured as MEDIUM pad






Figure 15. DSPI classic SPI timing – master, CPHA = 0










Figure 18. DSPI classic SPI timing – slave, CPHA = 1




Figure 19. DSPI modified transfer format timing – master, CPHA = 0




Figure 20. DSPI modified transfer format timing – master, CPHA = 1




Figure 21. DSPI modified transfer format timing – slave, CPHA = 0






Figure 22. DSPI modified transfer format timing – slave, CPHA = 1



4.18.3 Nexus characteristics


Table 4	0. Nexus	characteristics
---------	----------	-----------------

No	lo. Symbol		с	Parameter		Value		Unit
NO.	Symb	cymson 0		Faiameter	Min Typ		Max	
1	t _{TCYC}	CC	D	TCK cycle time	64			ns
2	t _{MCYC}	CC	D	MCKO cycle time	32			ns
3	t _{MDOV}	CC	D	MCKO low to MDO data valid			8	ns
4	t _{MSEOV}	CC	D	MCKO low to MSEO_b data valid			8	ns
5	t _{EVTOV}	CC	D	MCKO low to EVTO data valid			8	ns
10	t _{NTDIS}	CC	D	TDI data setup time	15			ns
	t _{NTMSS}	CC	D	TMS data setup time	15			ns
11	t _{NTDIH}	CC	D	TDI data hold time	5			ns
	t _{NTMSH}	CC	D	TMS data hold time	5			ns
12	t _{TDOV}	CC	D	TCK low to TDO data valid	35			ns
13	t _{TDOI}	СС	D	TCK low to TDO data invalid	6			ns



4.18.4 JTAG characteristics

No.	Symb		с	Parameter			Unit	
NO.	Synno		C	Faiameter	Min	Тур	Max	
1	t _{JCYC}	CC	D	TCK cycle time	64			ns
2	t _{TDIS}	CC	D	TDI setup time	15			ns
3	t _{TDIH}	CC	D	TDI hold time	5			ns
4	t _{TMSS}	CC	D	TMS setup time	15			ns
5	t _{TMSH}	CC	D	TMS hold time	5			ns
6	t _{TDOV}	CC	D	TCK low to TDO valid			33	ns
7	t _{TDOI}	СС	D	TCK low to TDO invalid	6			ns






4.18.5 ADC electrical characteristics

4.18.5.1 Introduction

The device provides a 10-bit Successive Approximation Register (SAR) analog-to-digital converter.



4.18.5.2 Input impedance and ADC accuracy

In the following analysis, the input circuit corresponding to the precise channels is considered.

To preserve the accuracy of the A/D converter, it is necessary that analog input pins have low AC impedance. Placing a capacitor with good high frequency characteristics at the input pin of the device can be effective: the capacitor should be as large as possible, ideally infinite. This capacitor contributes to attenuating the noise present on the input pin; furthermore, it sources charge during the sampling phase, when the analog signal source is a high-impedance source.

A real filter can typically be obtained by using a series resistance with a capacitor on the input pin (simple RC filter). The RC filtering may be limited according to the value of source impedance of the transducer or circuit supplying the analog signal to be measured. The filter at the input pins must be designed taking into account the dynamic characteristics of the input signal (bandwidth) and the equivalent input impedance of the ADC itself.

In fact a current sink contributor is represented by the charge sharing effects with the sampling capacitance: C_S being substantially a switched capacitance, with a frequency equal to the conversion rate of the ADC, it can be seen as a resistive path www.d to ground. For instance, assuming a conversion rate of 1 MHz, with C_S equal to 3 pF, a resistance of 330 k Ω is obtained ($R_{EQ} = 1 / (f_c * C_S)$, where f_c represents the conversion rate at the considered channel). To minimize the error induced by the voltage partitioning between this resistance (sampled voltage on C_S) and the sum of $R_S + R_F + R_L + R_{SW} + R_{AD}$, the external circuit must be designed to respect the Equation 4:

Eqn. 4

$$V_A \bullet \frac{\mathbf{R}_S + \mathbf{R}_F + \mathbf{R}_L + \mathbf{R}_S \mathbf{W} + \mathbf{R}_A \mathbf{D}}{\mathbf{R}_{EO}} < \frac{1}{2} \mathbf{LSB}$$

Equation 4 generates a constraint for external network design, in particular on a resistive path. Internal switch resistances (R_{SW} and R_{AD}) can be neglected with respect to external resistances.




Figure 27. Input equivalent circuit (precise channels)





Figure 28. Input equivalent circuit (extended channels)

A second aspect involving the capacitance network shall be considered. Assuming the three capacitances C_F , C_{P1} and C_{P2} are initially charged at the source voltage V_A (refer to the equivalent circuit in Figure 27): A charge sharing phenomenon is installed



In particular two different transient periods can be distinguished:

1. A first and quick charge transfer from the internal capacitance C_{P1} and C_{P2} to the sampling capacitance C_S occurs (C_S is supposed initially completely discharged): considering a worst case (since the time constant in reality would be faster) in which C_{P2} is reported in parallel to C_{P1} (call $C_P = C_{P1} + C_{P2}$), the two capacitances C_P and C_S are in series, and the time constant is

Eqn. 5

$$\tau_1 = (R_{SW} + R_{AD}) \bullet \frac{C_P \bullet C_S}{C_P + C_S}$$

Equation 5 can again be simplified considering only C_S as an additional worst condition. In reality, the transient is www.datasheet4.com but the A/D converter circuitry has been designed to be robust also in the very worst case: the sampling time T_S is always much longer than the internal time constant:

$$\tau_1 < (R_{SW} + R_{AD}) \bullet C_S \ll T_S$$
 Eqn. 6

The charge of C_{P1} and C_{P2} is redistributed also on C_S , determining a new value of the voltage V_{A1} on the capacitance according to Equation 7:

 $V_{A1} \bullet (C_S + C_{P1} + C_{P2}) = V_A \bullet (C_{P1} + C_{P2})$ Eqn. 7

2. A second charge transfer involves also C_F (that is typically bigger than the on-chip capacitance) through the resistance R_L : again considering the worst case in which C_{P2} and C_S were in parallel to C_{P1} (since the time constant in reality would be faster), the time constant is:

$$\tau_2 < R_L \bullet (C_S + C_{P1} + C_{P2})$$

In this case, the time constant depends on the external circuit: in particular imposing that the transient is completed well before the end of sampling time T_S , a constraints on R_L sizing is obtained:

Eqn. 9


$$10 \bullet \tau_2 = 10 \bullet R_L \bullet (C_S + C_{P1} + C_{P2}) < T_S$$

Of course, R_L shall be sized also according to the current limitation constraints, in combination with R_S (source impedance) and R_F (filter resistance). Being C_F definitively bigger than C_{P1} , C_{P2} and C_S , then the final voltage V_{A2} (at the end of the charge transfer transient) will be much higher than V_{A1} . Equation 10 must be respected (charge balance assuming now C_S already charged at V_{A1}):

Eqn. 10

$$V_{A2} \bullet (C_S + C_{P1} + C_{P2} + C_F) = V_A \bullet C_F + V_{A1} \bullet (C_{P1} + C_{P2} + C_S)$$

The two transients above are not influenced by the voltage source that, due to the presence of the R_FC_F filter, is not able to provide the extra charge to compensate the voltage drop on C_S with respect to the ideal source V_A ; the time constant R_FC_F of the filter is very high with respect to the sampling time (T_S). The filter is typically designed to act as anti-aliasing.



Calling f_0 the bandwidth of the source signal (and as a consequence the cut-off frequency of the anti-aliasing filter, f_F), according to the Nyquist theorem the conversion rate f_C must be at least $2f_0$; it means that the constant time of the filter is greater than or at least equal to twice the conversion period (T_C). Again the conversion period T_C is longer than the sampling time T_S , which is just a portion of it, even when fixed channel continuous conversion mode is selected (fastest conversion rate at a specific channel): in conclusion it is evident that the time constant of the filter R_FC_F is definitively much higher than the sampling time T_S , so the charge level on C_S cannot be modified by the analog signal source during the time in which the sampling switch is closed.

The considerations above lead to impose new constraints on the external circuit, to reduce the accuracy error due to the voltage drop on C_S ; from the two charge balance equations above, it is simple to derive Equation 11 between the ideal and real sampled voltage on C_S :

$$\frac{v_A}{v_{A2}} = \frac{c_{P1} + c_{P2} + c_F}{c_{P1} + c_{P2} + c_F + c_S}$$

From this formula, in the worst case (when V_A is maximum, that is for instance 5 V), assuming to accept a maximum error of half a count, a constraint is evident on C_F value:

Eqn. 12

$$C_F > 2048 \bullet C_S$$

4.18.5.3 ADC electrical characteristics

	Symbol C Parameter			Conditions			Value			
www.datashe			rarameter		Conditions	Min	Тур	Max	Unit	
			С	Input leakage current	$T_A = -40 \ ^\circ C$	No current injection on adjacent pin		1		nA
			С		T _A = 25 °C			1		1
			С		T _A = 105 °C			8	200	1
			Ρ		T _A = 125 °C			45	400	

Table 42. ADC input leakage current

Table 43. ADC conversion characteristics

Symbo		С	Parameter	Conditions ¹		Value		Unit
Symbo	,,	C	Farameter	Conditions	Min	Тур	Мах	Unit
V _{SS_ADC}	SR		Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V _{SS}) ²		-0.1		0.1	V
V _{DD_ADC}	SR	_	Voltage on VDD_HV_ADC pin (ADC reference) with respect to ground (V _{SS})		V _{DD} -0.1		V _{DD} +0.1	V
V _{AINx}	SR	—	Analog input voltage ³		V _{SS_ADC} -0.1		V _{DD_ADC} +0.1	V
f _{ADC}	SR	_	ADC analog frequency		6		32 + 4%	MHz
Δ_{ADC_SYS}	SR	—	ADC digital clock duty cycle (ipg_clk)	ADCLKSEL = 1 ⁴	45		55	%
t _{ADC_PU}	SR	_	ADC power up delay				1.5	μs
t _{ADC_S}	СС	Т	Sample time ⁵	f _{ADC} = 32 MHz, ADC_conf_sample_input = 17	0.5			μs
				f _{ADC} = 6 MHz, INPSAMP = 255			42	
t _{ADC_C}	СС	Ρ		f _{ADC} = 32 MHz, ADC_conf_comp = 2	0.625			μs
C _S	СС	D	ADC input sampling capacitance				3	pF
C _{P1}	СС	D	ADC input pin capacitance 1				3	pF
C _{P2}	СС	D	ADC input pin capacitance 2				1	pF
C _{P3}	СС	D	ADC input pin capacitance 3				1	pF

	0		•	Demonstra	Condi	u		Value		
	Symbo)	С	Parameter	Condi	tions	Min	Тур	Max	Unit
www.datashe	R _{SW1} et4u.com	СС	D	Internal resistance of analog source					3	kΩ
	R_{SW2}	СС	D	Internal resistance of analog source	nce of				2	kΩ
	R _{AD}	СС	D	Internal resistance of analog source					0.1	kΩ
	I _{INJ}	SR	—	Input current Injection	Current injection on one	V _{DD} = 3.3 V ± 10%	-5		5	mA
					ADC input, different from the converted one	V _{DD} = 5.0 V ± 10%	-5		5	
-	INL	СС	Т	Absolute value for integral non-linearity	No overload			0.5	1.5	LSB
	DNL	СС	Т	Absolute differential non-linearity	No overload			0.5	1.0	LSB
-	OFS	СС	Т	Absolute offset error				0.5		LSB
-	GNE	СС	Т	Absolute gain error				0.6		LSB
-	TUEp	СС	Ρ	Total unadjusted error ⁷	Without current	injection	-2	0.6	2	LSB
		-	Т	for precise channels, input only pins	With current inje	ection	-3		3	
-	TUEx	СС	Т	Total unadjusted	Without current	injection	-3	1	3	LSB
			Т	error ⁽⁷⁾ for extended channel	With current inje	ection	-4		4	

Table 43. ADC conversion characteristics (continued)

 $^1~V_{DD}$ = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified.

² Analog and digital V_{SS} must be common (to be tied together externally).

³ V_{AINx} may exceed V_{SS_ADC} and V_{DD_ADC} limits, remaining on absolute maximum ratings, but the results of the conversion will be clamped respectively to 0x000 or 0x3FF.

⁴ Duty cycle is ensured by using system clock without prescaling. When ADCLKSEL = 0, the duty cycle is ensured by internal divider by 2.

⁵ During the sample time the input capacitance C_S can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t_{ADC_S} . After the end of the sample time t_{ADC_S} , changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t_{ADC_S} depend on programming.

⁶ This parameter does not include the sample time t_{ADC_S}, but only the time for determining the digital result and the time to load the result's register with the conversion result.

⁷ Total Unadjusted Error: The maximum error that occurs without adjusting Offset and Gain errors. This error is a combination of Offset, Gain and Integral Linearity errors.

5 Package characteristics

5.1 Package mechanical data





Figure 31. 144 LQFP package mechanical drawing (1 of 2)








Figure 33. 100 LQFP package mechanical drawing (1 of 4)




Figure 34. 100 LQFP package mechanical drawing (2 of 4)

www.datasheet4u.com

	Sheen and a	MECHANICAL OUTLINES		DOCUME	ENT NO: 98/	ASH70126A
	# freescale		DNARY	PAGE	842	2F
		OD NOT SCALE	THIS DRAWING	REV:	В	
1.	DIMENSIONS AND TOLERANCH	IG PER ASME Y14.	5M—1994.			
2.	DON TROLLING DIMENSION: M					
3.	WHERE THE LEAD EXITS THE	PLASTIC BODY AT	EAD AND IS DOINI THE BOTTOM OF	THE PART	TH THE LEA ING LINE.	D
A	DATUMS A, B, AND D TO BE	DETERMINED AT D	DATUM PLANE H.			
A	DIMENSIONS TO BE DETERIMIN	NED AT SEATING P	LANE, DATUN C.			
	DIMENSIONS DO NOT INCLUDI SIDE, DIMENSIONS DO INCLUD	e mold protrusig Nold Mismatch	N. ALLOWABLE PR AND ARE DETERN	NOTRUSION	IS 0.25 PE DATUM PLA	NE H.
A	DIMENSION DOES NOT INCLUD CAUSE THE LEAD WIDTH TO RADIUS OR THE FOOT, MINIM D.D7.	EXCEED 0.35. DA	MBAR CAN NOT B	E LOCATE	D ON THE L	OWER
8.	MINIMUM SOLDER PLATE THIC	KNESS SHALL BE	0.0076.			
A	EXACT SHAPE OF EACH COR	NER MAY VARY FR	IOM DEPICTION.			
ΠΤLΕ:		AD	CASE NUMBER:	B42F-02		
	LOFP 100 LE.		CASE NUMBER:		26 BED	
				EC MS-02	26 BED SHEET:	3
ΠΠΕ: 	LOFP 100 LE.		STANDARD; JEDE	EC MS-02		3

Figure 35. 100 LQFP package mechanical drawing (3 of 4)

A /3 A /3 A /	dote	oboo	+111 00	00
/V VV VV .	Uald	121166	t4u.co	

	2						DOCUME	ENT NO: 98/	ASH7012	28A	
		treesc		REVISION	A HIS	TORY	PAGE	84:	2F		
							REV:	B			
LTR	ÓRI	GINATOR		REVI	SIONS			DRAFTER	DA	TE	
Ð	FÐ	WONG	UPDATED TO WAS 8254.) FREESCALE F	FORMAT.	PACKAGE	CODE	F. WONG	APR	05,	08
TI TLE:			100 LEA	п		NUMBER: E					
~	.5		14 X 14			JARD; JEDE					
L L					PACK.	AGE CODE:	6076	SHEET:	4 OF	4	

Figure 36. 100 LQFP package mechanical drawing (4 of 4)





Figure 37. 208 MAPBGA package mechanical drawing (1 of 2)



6 Ordering information


www.datashe	Orderable Part Number	CPU	Code Flash / SRAM (Kbytes)	Package	Operating temp. (°C)	Speed (MHz)	Data Flash	Voltage	Packing
	MPC5602BEMLL	e200z0h	256 / 24	100 LQFP	-40 to 125	60	4 x 16 KB	3.3/5 V	Tray
	MPC5602BEMLLR								Tape & Reel
	MPC5602BEMLQ	e200z0h	256 / 24	144 LQFP	-40 to 125	60	4 x 16 KB	3.3/5 V	Tray
	MPC5602BEMLQR								Tape & Reel
	MPC5602CEMLL	e200z0h	256 / 32	100 LQFP	-40 to 125	60	4 x 16 KB	3.3/5 V	Tray
	MPC5602CEMLLR								Tape & Reel
	MPC5603BEMLL	e200z0h	384 / 28	100 LQFP	-40 to 125	60	4 x 16 KB	3.3/5 V	Tray
	MPC5603BEMLLR								Tape & Reel
	MPC5603BEMLQ	e200z0h	384 / 28	144 LQFP	-40 to 125	60	4 x 16 KB	3.3/5 V	Tray
	MPC5603BEMLQR								Tape & Reel
	MPC5603CEMLL	e200z0h	384 / 40	100 LQFP	-40 to 125	60	4 x 16 KB	3.3/5 V	Tray
	MPC5603CEMLLR								Tape & Reel
	MPC5602BEVLL	e200z0h	256 / 24	100 LQFP	-40 to 105	64	4 x 16 KB	3.3/5 V	Tray
	MPC5602BEVLLR								Tape & Reel
	MPC5602BEVLQ	e200z0h	256 / 24	144 LQFP	-40 to 105	64	4 x 16 KB	3.3/5 V	Tray
	MPC5602BEVLQR								Tape & Reel
	MPC5602CEVLL	e200z0h	256 / 32	100 LQFP	-40 to 105	64	4 x 16 KB	3.3/5 V	Tray
	MPC5602CEVLLR								Tape & Reel
	MPC5603BEVLL	e200z0h	384 / 28	100 LQFP	-40 to 105	64	4 x 16 KB	3.3/5 V	Tray
	MPC5603BEVLLR								Tape & Reel
	MPC5603BEVLQ	e200z0h	384 / 28	144 LQFP	-40 to 105	64	4 x 16 KB	3.3/5 V	Tray
	MPC5603BEVLQR								Tape & Reel
	MPC5603CEVLL	e200z0h	384 / 40	100 LQFP	-40 to 105	64	4 x 16 KB	3.3/5 V	Tray
	MPC5603CEVLLR								Tape & Reel
	MPC5604BEMLL	e200z0h	512/32	100 LQFP	-40 to 125	60	4 x 16 KB	3.3/5 V	Tray
	MPC5604BEMLLR								Tape & Reel
	MPC5604BEMLQ	e200z0h	512/32	144 LQFP	-40 to 125	60	4 x 16 KB	3.3/5 V	Tray
	MPC5604BEMLQR	1							Tape & Reel
	MPC5604BEVLL	e200z0h	512/32	100 LQFP	-40 to 105	64	4 x 16 KB	3.3/5 V	Tray
	MPC5604BEVLLR								Tape & Reel

	Orderable Part Number	CPU	Code Flash / SRAM (Kbytes)	Package	Operating temp. (°C)	Speed (MHz)	Data Flash	Voltage	Packing
	MPC5604BEVLQ	e200z0h	512 / 32	144 LQFP	-40 to 105	64	4 x 16 KB	3.3/5 V	Tray
www.datashe	MPC5604BEVLQR								Tape & Reel
	MPC5604CEMLL	e200z0h	512 / 48	100 LQFP	-40 to 125	60	4 x 16 KB	3.3/5 V	Tray
	MPC5604CEMLLR								Tape & Reel
	MPC5604BEMMG	e200z0h	512 / 48	208 MAP BGA ¹	-40 to 125	64	4 x 16 KB	3.3/5 V	Tray

Table 44. Orderable Part Number Summary (continued)

¹ 208 MAPBGA available only as development package for Nexus2+





¹ 208 MAPBGA available only as development package for Nexus2+

7 Document revision history

Table 45 summarizes revisions to this document.

Table 45. Revision history

Re	vision	Date	Substantive changes
1		4-Apr-2008	Initial release

	Revision	Date	Substantive changes
www.datashe	1.1	15-Apr-2008	 Table headings in the "Device summary" table Heading for the 208 MAPBGA column in the "System pin descriptions" and "Functional
	et4u.com		port pin descriptions" tables
	2	06-Mar-2009	Made minor editing and formatting changes to improve readability Harmonized oscillator naming throughout document Features:

Revisio	n Date	Substantive changes
2 www.datasheet4u.com	06-Mar-2009	Updated Table 12, Table 13, Table 14, Table 15 and Table 16 Added Section 4.7.4, "Output pin transition times Updated Table 19 Updated Figure 6 Updated Table 20 Section 4.9.1, "Voltage regulator electrical characteristics: Amended description of LV_PLL Figure 8: Exchanged position of symbols C _{DEC1} and C _{DEC2} Updated Table 21

Table 45. Revision history (continued)

Appendix A Abbreviations

Table 40 lists abbreviations used but not defined elsewhere in this document.

Abbreviation	Meaning
CMOS	Complementary metal-oxide-semiconductor
СРНА	Clock phase
CPOL	Clock polarity
CS	Peripheral chip select
EVTO	Event out
LED	Light emitting diode
МСКО	Message clock out
MDO	Message data out
MSEO	Message start/end out
MTFE	Modified timing format enable
SCK	Serial communications clock
SOUT	Serial data out
TBD	To be defined
ТСК	Test clock input
TDI	Test data input
TDO	Test data output
TMS	Test mode select

Table 40. Abbreviations

How to Reach Us:

Home Page: www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MPC5604BC Rev. 2 3/2009 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009. All rights reserved.





www.DataSheet4U.com