#### Philips Components-Signetics

Document No.	853-1360
ECN No.	01042
Date of Issue	November 12, 1990
Status	Product Specification
Memory Produ	ıcts

# **27C512** 512K-bit CMOS EPROM (64K × 8)

#### DESCRIPTION

Philips Components—Signetics 27C512 CMOS EPROM is a 512K-bit 5V read only memory organized as 65,526 words of 8 bits each. It employs advanced CMOS circuitry for systems requiring low power, high-performance speeds, and immunity to noise. The 27C512 has a non-multiplexed addressing interface and is configured in the JEDEC standard EPROM pinout.

Quick-pulse programming is employed on plastic devices which may speed up programming by as much as one hundred times. In the absence of quickpulse programming equipment, the intelligent programming algorithm may be utilized.

The 27C512 is available in windowed Ceramic DIP, Plastic DIP, PLCC, and Small Outline (SO) packages. This device can be programmed with standard EPROM programmers.


#### **FEATURES**

- Low power consumption
  - 100µA maximum CMOS standby current
- High-performance speed
- 90ns maximum access time
- Noise immunity features
  - ±10% V<sub>CC</sub> tolerance
  - Maximum latch-up immunity through Epitaxial processing
- Quick-pulse programming algorithm


#### PIN DESCRIPTION

Addresses
Outputs
Output Enable/ Programming Voltage
Chip Enable
No Connection
Ground
Power supply
Don't Use

### **BLOCK DIAGRAM**



#### PIN CONFIGURATION



### 512K-bit CMOS EPROM (64K × 8)

27C512

#### READ MODE: 27C512

The 27C512 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable (OE/VPP) is

the output control and should be used to gate data from the output pins. Data is available at the outputs after a delay of toE from the falling edge of OE/Vpp, assuming that CE has been Low and addresses have been stable for at least tACC - tOE.

#### STANDBY MODE

The 27C512 has a standby mode which reduces the maximum V<sub>CC</sub> current to 100μA. It is placed in the Standby mode when CE is in the High state. When in the Standby mode, the outputs are in a high-impedance state, independent of the OE/Vpp pin.

#### ORDERING INFORMATION

PACKAGE DESCRIPTION	ORDER CODE					
	COMMERCIAL	INDUSTRIAL	AUTOMOTIVE			
28-Pin Ceramic Dual In-Line with quartz window 600mil-wide	27C512-90 FA 27C512-12 FA 27C512-15 FA 27C512-17 FA 27C512-20 FA	27C512I12 FA 27C512I15 FA 27C512I20 FA	27C512A12 FA 27C512A15 FA 27C512A20 FA			
28-Pin Plastic Dual In-Line 600mil-wide	27C512-90 N 27C512-12 N 27C512-15 N 27C512-17 N 27C512-20 N	27C512l12 N 27C512l15 N 27C512l20 N	27C512A12 N 27C512A15 N 27C512A20 N			
28-Pin Plastic Small Outline (SO) 300mil-wide	27C512-90 D 27C512-12 D 27C512-15 D 27C512-17 D 27C512-20 D	27C512I12 D 27C512I15 D 27C512I20 D	27C512A12 D 27C512A15 D 27C512A20 D			
32-Pin Plastic Leaded Chip Carrier 450mil × 550mil	27C512-90 A 27C512-12 A 27C512-15 A 27C512-17 A 27C512-20 A	27C512l12 A 27C512l15 A 27C512l20 A	27C512A12 A 27C512A15 A 27C512A20 A			

#### ABSOLUTE MAXIMUM RATINGS1

SYMBOL	PARAMETER	RATING	UNIT
T <sub>stg</sub>	Storage temperature range	-65 to +125	°c
V <sub>I</sub> , V <sub>O</sub>	Voltage inputs and outputs	-0.6 to +6.5	v
V <sub>H</sub>	Voltage on A9 <sup>2</sup> (During intelligent identifier interrogation)	-0.6 to +13.0	v
V <sub>PP</sub>	Voltage on OE/V <sub>PP</sub> <sup>2</sup> (During programming)	-0.6 to +14.0	V
Vcc	Supply voltage <sup>2</sup>	-0.6 to +7.0	V

#### NOTES:

#### DEVICE OPERATION<sup>1</sup>

MODE	CE	OE/V <sub>PP</sub>	OUTPUTS
Read	V <sub>IL</sub>	V <sub>IL</sub>	D <sub>OUT</sub>
Output Disable	V <sub>IL</sub>	V <sub>IH</sub>	Hi-Z
Standby	V <sub>IH</sub>	X <sup>2</sup>	Hi-Z

- 1. All voltages are with respect to network ground.
- 2. X can be VIH or VIL.

#### OPERATING TEMPERATURE RANGE

PARAMETER	RATING (°C)
	COMMERCIAL 0 to +70
Operating temperature range: T <sub>amb</sub>	INDUSTRIAL -40 to +85
	AUTOMOTIVE -40 to +125

November 12, 1990

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

<sup>2.</sup> All voltages are with respect to network ground.

27C512

#### DC ELECTRICAL CHARACTERISTICS

Over operating temperature range, +4.5V < V<sub>CC</sub> < +5.5V

SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS		UNIT
			MIN	TYP <sup>3</sup>	MAX	
Input curren	t					
1 <sub>IH</sub>	Leakage High	$V_{IN} = 5.5V = V_{CC}$		0.01	1.0	μA
l <sub>IL</sub>	Leakage Low	V <sub>IL</sub> = OV		0.01	-1.0	μΑ
l <sub>PP</sub>	V <sub>PP</sub> read	V <sub>PP</sub> = V <sub>CC</sub>		-	10	μA
Output curre	ent					
llo	Leakage	$\overline{OE}$ or $\overline{CE} = V_{IH}$ , $V_{OUT} = 5.5V = V_{CC}$	-1.0		1.0	μΑ
los	Short circuit <sup>7, 9</sup>	rt circuit <sup>7, 9</sup> V <sub>OUT</sub> = 0V			100	mA
Supply curre	ent					
I <sub>CC</sub> TTL	Operating (TTL inputs) <sup>4,6</sup>	$CE = OE = V_{L}, f = 11.1 MHz$ $V_{PP} = V_{CC}, O0 - O7 = 0 mA$			30	mA
I <sub>CC</sub> CMOS	Operating (CMOS inputs)4,6	CE = GND, f = 11.1MHz Inputs = V <sub>CC</sub> or GND, I/O = 0mA			15	mA
I <sub>SB</sub> TTL	Standby (TTL inputs)4	CE = V <sub>#H</sub>			1.0	mA
I <sub>SB</sub> CMOS	Standby (CMOS inputs) <sup>5</sup>	CE = V <sub>IH</sub>			100	μΑ
Input voltage	e <sup>2</sup>					
V <sub>IL</sub>	Low (TTL)	V <sub>PP</sub> = V <sub>CC</sub>	-0.5		0.8	>
V <sub>IL</sub>	Low (CMOS)	V <sub>PP</sub> = V <sub>CC</sub>	-0.2		0.2	٧
V <sub>IH</sub>	High (TTL)	V <sub>PP</sub> = V <sub>CC</sub>	2.0		V <sub>CC</sub> + 0.5	٧
VIH	High (CMOS)	V <sub>PP</sub> = V <sub>CC</sub>	V <sub>CC</sub> - 0.2		0.8	>
Vpp	Read <sup>8</sup>	(Operating)	V <sub>CC</sub> - 0.7		V <sub>CC</sub> + 0.2	>
Output volta	ıge²					
VoL	Low	I <sub>OL</sub> = 2.1mA			0.45	V
VoH	High	I <sub>OH</sub> = -2.5mA	3.5			٧
Capacitance	<sup>9</sup> T <sub>amb</sub> = 25°C					
CIN	Address and CE	V <sub>CC</sub> = 5.0V, f = 1.0MHz			6	pF
C <sub>OUT</sub>	Outputs	$V_{iN} = 0V$			12	pF

- 1. Minimum DC input voltage is -0.5V. During transitions the inputs may undershoot to -2.0V for periods less than 20ns.
- All voltages are with respect to network ground.
  Typical limits are at V<sub>CC</sub> = 5V, T<sub>amb</sub> = 20°C.
  TTL inputs: Spec V<sub>IL</sub>, V<sub>H</sub> levels.

- CMOS inputs: GND  $\pm 0.2$ V to  $V_{CC} \pm 0.2$ V.
- 5. CE is V<sub>CC</sub> ±0.2V. All other inputs can have any value within specification.
- Maximum active power usage is the sum of I<sub>P.P</sub> + I<sub>CC</sub> and is measured at a frequency of 11.1MHz.
- Test one output at a time, duration should not exceed 1 second.
- 8. V<sub>PP</sub> may be one diode voltage drop below V<sub>CC</sub>, and can be connected directly to V<sub>CC</sub>.
- 9. Guaranteed by design, not 100% tested.

### 512K-bit CMOS EPROM (64K × 8)

27C512


AC ELECTRICAL CHARACTERISTICS Over operating temperature range, +4.5V  $_{\leq}$  V<sub>CC</sub>  $_{\leq}$  +5.5V, R<sub>L</sub> = 660 $\Omega$ , C<sub>L</sub> = 100pF<sup>4</sup>

SYMBOL	то	FROM	27C5	12-90	27C5	12-12 12 12 12 12	27C5	12-15 12 15 56A15	27C5	12-17	27C5	12-20 12i20 12A20	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MiN	MAX	
Access ti	me¹				•					1			
tacc	Output	Address		90		120		150		170		200	ns
t <sub>CE</sub>	Output	CE		90		120		150		170		200	ns
to∈3	Output	ŌE/V <sub>PP</sub>		40		60		65		70		75	ns
Disable ti	me <sup>2</sup>												
t <sub>DF</sub>	Output Hi-Z	ÖE/V <sub>PP</sub>		25	<u> </u>	30		45		50		55	ns
t <sub>OH</sub>	Output hold	Address, CE or OE/V <sub>PP</sub>	0		0		0		0		0		ns


#### NOTES:

- AC characteristics are tested at  $V_{IH} = 2.4 \text{V}$  and  $V_{IL} = 0.45 \text{V}$ . Timing measurements made at  $V_{OL} = 0.8 \text{V}$  and  $V_{OH} = 2.0 \text{V}$ .
- Guaranteed by design, not 100% tested.
- OE/VPP may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub>.
- 4. For 90ns part, CL = 30pF.

#### **AC VOLTAGE WAVEFORMS**



### **AC TESTING LOAD CIRCUIT**



November 12, 1990

27C512

#### PROGRAMMING INFORMATION

Complete programming system specifications for both the intelligent programming method and for the quick-pulse programming method are available upon request from Signetics Memory Marketing.

Signetics encourages the purchase of programming equipment from a manufacturer who has a full line of programming products to offer. Signetics also encourages the manufacturers of EPROM programming equipment to submit their equipment for verification of electrical parameters and programming procedures. Information on manufacturers offering equipment certified by Signetics is available upon request from Signetics Memory Marketing.

#### **PROGRAMMING THE 27C512**

Caution: Exceeding 14.0V on the OE/V<sub>PP</sub> pin may permanently damage the 27C512.

Initially, all bits of the 27C512 are in the "1" state. Data is introduced by selectively programming "0"s into the desired bit locations. Although only "0"s will be programmed, both "1"s and "0"s can be present in the data word.

The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are standard TTL logic levels.

# QUICK-PULSE PROGRAMMING ALGORITHM

Signetics plastic EPROMs can be programmed using the quick-pulse programming algorithm to substantially reduce the through-put time in the production environment. This algorithm typically allows plastic devices to be programmed in under four seconds, a significant improvement over previous algorithms. Actual programming time is a function of the EPROM programming equipment being used.

The quick-pulse programming algorithm uses initial pulses of 100µs followed by a byte verification to determine when the address byte has been successfully programmed. Up to 28 100µs pulses per byte are provided before a failure is recognized (refer to the following pages for algorithm specifications).

#### **ERASURE CHARACTERISTICS**

The erasure characteristics of the 27C512 are such that erasure begins to occur upon exposure to light with wavelengths shorter than approximately 4000 Angstroms (A). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000 - 4000 Å range. Data shows that constant exposure to room level fluorescent lighting could erase the typical 27C512 in approximately three years, while it would take approximately one week to cause erasure when exposed to direct sunlight. If the 27C512 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the window to prevent unintentional erasure.

The recommended erasure procedure for the 27C512 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (A). The integrated dose (i.e., UV intensity × exposure time) for erasure should be minimum of 15Wsec/cm<sup>2</sup>. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12,000µW/cm<sup>2</sup> power rating. The 27C512 should be placed within one inch of the lamp tubes during erasure. The maximum integrated dose a 27C512 can be exposed to without damage is 7258Wsec/cm2 (1 week @ 12000µW/cm2). Exposure of these CMOS EPROMs to high intensity UV light for longer periods may cause permanent damage.

# INTELLIGENT PROGRAMMING ALGORITHM

The 27C512 intelligent programming algorithms rapidly program CMOS EPROMs using an efficient and reliable method particularly suited to the production programming environment. Actual programming times may vary due to differences in programming equipment.

The intelligent identifier also provides the reading out of a binary code from an EPROM that will identify its manufacturer and type. This is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm This mode is functional in the 25° ± 5°C ambient temperature range that is required when programming the 27C512. To activate this mode, the programming equipment must force 11.5V to 12.5V on address A9 of the 27C512. Two bytes may then be read from the device outputs by toggling address line A0 from V<sub>IL</sub> to V<sub>IH</sub>. The  $\overline{CE}_i$   $\overline{OE}/V_{PP}$  and all other address lines must be at VIL during interrogation.

The identifier information for Signetics 27C512 is as follows:

 $\begin{array}{lll} \mbox{When AO} = \mbox{V}_{IL} & \cdot \\ \mbox{data is "Manufacturer"} & 15_{[HEX]} \\ \mbox{When AO} = \mbox{V}_{IH} \\ \mbox{data is "Product"} & 1D_{IHEXI} \end{array}$ 

Programming reliability is also ensured as the incremental program margin of each byte is continually monitored to determine when it has been successfully programmed. The programming algorithm utilizes two different pulse types: initial and overprogram. The duration of the initial PGM pulse(s) is 1ms, which is then followed by a longer overprogram pulse of 3Xms. X is an iteration counter and is equal to the number of the initial 1ms pulses applied to a particular location before a correct verify occurs. Up to 25 1ms pulses per byte are provided for before the overprogram pulse is applied.

When the intelligent programming cycle has been completed, all bytes should be compared to the original data source with  $V_{\rm CC} = 5.0V$  (refer to the following pages for algorithm specifications).

#### CMOS NOISE CHARACTERISTICS

Special epitaxial processing techniques have enabled Signetics to build CMOS with features that add to system reliability. These include input/output protection to latch-up for stresses up to 100mA on Address and Data pins that range from -1V to (V<sub>CC</sub> + 1V). In addition, the V<sub>PP</sub> (Programming) pin is designed to resist latch-up to the 14V maximum device limit.

#### SIGNETICS DISCOURAGES THE CONSTRUCTION AND USE OF "HOMEMADE" PROGRAMMING EQUIPMENT

In order to consistently achieve excellent programming yields, periodic calibration of the programming equipment is required. Consult the equipment manufacturer for the recommended calibration interval. Signetics warranty for programmability extends only to product that has been programmed on certified equipment that has been serviced to the manufacturers recommendation.

November 12, 1990

27C512

### INTELLIGENT PROGRAMMING ALGORITHM

### DC PROGRAMMING CHARACTERISTICS

 $T_{amb} = 25^{\circ}C \pm 5^{\circ}C$ ,  $V_{CC} = 6.0V \pm 0.25V$ ,  $V_{PP} = 12.5V \pm 0.5V$ 

SYMBOL	PARAMETER	TEST CONDITIONS	LIM	UNIT	
STMBOL	ranameren		MIN	MAX	<u> </u>
	Input current (all inputs)	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>		1.0	μΑ
iL	Input low level (all inputs)		-0.1	0.8	V
il. 'iH	Input high level		2.4	6.5	V
OL	Output low voltage during verify	I <sub>OL</sub> = 2.1mA		0.45	V
OH .	Output high voltage during verify	I <sub>OH</sub> = -2.5mA	3.5	ļ	V
C2	V <sub>CC</sub> supply current	O0 - 15 = 0mA		50	mA
P2	V <sub>PP</sub> supply current (program)	CE = V <sub>IL</sub>		50	mA

### AC PROGRAMMING CHARACTERISTICS

SYMBOL.	PARAMETER PARAMETER	TEST CONDITIONS		LIMITS		UNIT
SIMBOL			MIN	TYP	MAX	
t <sub>AS</sub>	Address setup time		2			μs
toes	OE setup time		2			μs
tos	Data setup time		2			μs
t <sub>AH</sub>	Address hold time		0			μs
t <sub>DH</sub>	Data hold time		2		1	μs
t <sub>DFP</sub> 3	OE high to output float delay		0		130	ns
typs	V <sub>PP</sub> setup time		2	ļ		μs
tvcs	V <sub>CC</sub> setup time		2	<u></u>	L	μs
t <sub>CES</sub>	CE setup time		2	ļ		μs
tpw	CE initial program pulse width	Note 1	0.95	1.0	1.05	ms
TOPW	CE overprogram pulse width	Note 2	2.85		78.75	ms
to <sub>E</sub>	Data valid from OE			<u> </u>	150	μs

AC CONDITIONS OF TEST	2005
Input Rise and Fall Times (10% to 90%)	0.45V to 2.4V
Input Pulse Levels	0.8V and 2.0V
Input Puise Levels	

1. Initial program pulse width tolerance is 1ms  $\pm$ 5%.


Output Timing Reference Level . . . . . . .

The length of the overprogram pulse may vary from 2.85msec to 78.75msec as a function of iteration counter value X.

3. The parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven - see timing


4. During programming, a 0.1μf capacitor is required from V<sub>PP</sub> to GND node, to suppress voltage transients that can damage the device.

### INTELLIGENT PROGRAMMING ALGORITHM WAVEFORMS



27C512

### INTELLIGENT PROGRAMMING ALGORITHM FLOWCHART



27C512

#### QUICK PULSE PROGRAMMING ALGORITHM

#### DC PROGRAMMING CHARACTERISTICS

 $T_{amb} = 25^{\circ}C \pm 5^{\circ}C$ ,  $V_{CC} = 6.25V \pm 0.25V$ ,  $V_{PP} = 12.75V \pm 0.25V$ 

SYMBOL	PARAMETER	TEST CONDITIONS	LIM	UNIT	
			MIN	MAX	
l <sub>1</sub>	Input current (all inputs)	$V_{IN} = V_{IL}$ or $V_{IH}$		1.0	μА
V <sub>IL</sub>	Input low level (all inputs)		-0.1	0.8	V
V <sub>IH</sub>	input high level		2.4	6.5	V
Vol	Output low voltage during verify	l <sub>OL</sub> = 2.1mA		0.45	V
V <sub>OH</sub>	Output high voltage during verify	I <sub>OH</sub> = -2.5mA	3.5		V
Icc2	V <sub>CC</sub> supply current	O0 - 15 = 0mA		50	mA
lpp2	V <sub>PP</sub> supply current (program)	CE = V <sub>IL</sub>		50	mA

### **AC PROGRAMMING CHARACTERISTICS**

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
t <sub>AS</sub>	Address setup time		2			μs
toes	OE setup time		2			μs
tos	Data setup time		2	<u> </u>		μs
t <sub>AH</sub>	Address hold time		0	<u> </u>		μs
t <sub>DH</sub>	Data hold time		2			μs
t <sub>DFP</sub> 3	OE high to output float delay		0		130	ns
t <sub>VPS</sub>	V <sub>PP</sub> setup time		2	<u> </u>		μs
t <sub>vcs</sub>	V <sub>CC</sub> setup time		2			μs
tpw	CE initial program pulse width	Note 1	.095	0.100	0.105	ms
topw	CE overprogram pulse width	Note 2	2.85		78.8	ms
toE	Data valid from OE			Ι	150	μs

#### AC CONDITIONS OF TEST


AC CONDITIONS OF TEST	
Input Rise and Fall Times (10% to 90%)	20ns
Input Pulse Levels 0.	.45V to 2.4V
Input Timing Reference Level 0.1	NO Shoe VR
Input Himing Reference Level	01/ and 2.01/
Output Timing Reference Level	ov and 2.0v

#### NOTES


- Initial program pulse width tolerance is 1ms ±5%.
- The length of the overprogram pulse may vary from 2.85msec to 78.75msec as a function of iteration counter value X.
- The parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven see timing diagram.
- 4. During programming, a 0.1µf capacitor is required from V<sub>PP</sub> to GND node, to suppress voltage transients that can damage the device.

27C512

### QUICK PULSE PROGRAMMING ALGORITHM WAVEFORMS



### QUICK PULSE PROGRAMMING ALGORITHM FLOWCHART



127