



Am27C040

4 Megabit (524,288 x 8-Bit) CMOS EPROM

DISTINCTIVE CHARACTERISTICS

- **Fast access time**
 - 90 ns
- **Low power consumption**
 - 100 μ A maximum CMOS standby current
- **JEDEC-approved pinout**
 - Plug in upgrade of 1 Mbit EPROM and 2 Mbit EPROMs
 - Easy upgrade from 28-pin JEDEC EPROMs
- **Single +5 V power supply**
- **$\pm 10\%$ power supply tolerance standard on most speeds**
- **100% Flashrite programming**
 - Typical programming time of 1 minute
- **Latch-up protected to 100 mA from -1 V to $V_{CC} + 1$ V**
- **High noise immunity**
- **Compact 32-pin DIP, PDIP, PLCC, and TSOP packages**

GENERAL DESCRIPTION


The Am27C040 is a 4 Mbit ultraviolet erasable programmable read-only memory. It is organized as 512K words by 8 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP packages, as well as plastic one-time programmable (OTP) packages.

Typically, any byte can be accessed in less than 90 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C040 offers separate Output Enable (OE) and Chip Enable (CE) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 100 μ W in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C040 supports AMD's Flashrite programming algorithm (100 μ s pulses) resulting in typical programming time of 1 minute.

BLOCK DIAGRAM




PRODUCT SELECTOR GUIDE

Family Part No.	Am27C040					
Ordering Part No:						
V _{CC} ±5%	-95					-255
V _{CC} ±10%		-100	-120	-150	-200	
Max Access Time (ns)	90	100	120	150	200	250
\overline{CE} (E) Access (ns)	90	100	120	150	200	250
\overline{OE} (G) Access (ns)	40	40	50	65	75	75

CONNECTION DIAGRAMS


Top View

DIP



14971E-2

PLCC




14971E-3

Notes:

1. JEDEC nomenclature is in parentheses.
2. The 32-pin DIP to 32-pin PLCC configuration varies from the JEDEC 28-pin DIP to 32-pin PLCC configuration.

CONNECTION DIAGRAMS

TSOP




14971E-4

Standard Pinout

PIN DESIGNATIONS

- A0–A18 = Address Inputs
- $\overline{CE} (\overline{E})/\overline{PGM} (\overline{P})$ = Chip Enable Input
- DQ0–DQ7 = Data Input/Outputs
- $\overline{OE} (\overline{G})$ = Output Enable Input
- V_{CC} = V_{CC} Supply Voltage
- V_{PP} = Program Voltage Input
- V_{SS} = Ground

LOGIC SYMBOL




14971E-5

ORDERING INFORMATION

UV EPROM Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Valid Combinations	
AM27C040-95	DC
AM27C040-100	DC, DCB, DI, DIB
AM27C040-120	DC, DCB, DE, DEB, DI, DIB
AM27C040-150	
AM27C040-200	
AM27C040-255	DC, DCB, DI, DIB


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION

OTP Products (Preliminary)

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Valid Combinations	
AM27C040-95	PC, JC, EC
AM27C040-100	PC, JC, PI, JI, EC, EI
AM27C040-120	
AM27C040-150	
AM27C040-200	
AM27C040-255	

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION

Erasing the Am27C040

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C040 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C040. This dosage can be obtained by exposure to an ultraviolet lamp — wavelength of 2537 Å — with intensity of 12,000 μW/cm² for 15 to 20 minutes. The Am27C040 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C040, and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27C040 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C040

Upon delivery, or after each erasure, the Am27C040 has all 4,194,304 bits in the "ONE", or HIGH state. "ZEROS" are loaded into the Am27C040 through the procedure of programming.

The programming mode is entered when 12.75 V ± 0.25 V is applied to the V_{PP} pin, $\overline{\text{CE}}/\text{PGM}$ is at V_{IL} and $\overline{\text{OE}}$ is at V_{IH}.

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The Flashrite algorithm reduces programming time by using 100 μs programming pulse and by giving each address only as many pulses as are necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C040. This part of the algorithm is done at V_{CC} = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at V_{CC} = V_{PP} = 5.25 V.

Please refer to Section 6 for programming flow chart and characteristics.

Program Inhibit

Programming of multiple Am27C040s in parallel with different data is also easily accomplished. Except for $\overline{\text{CE}}/\text{PGM}$, all like inputs of the parallel Am27C040 may be common. A TTL low-level program pulse applied to an Am27C040 $\overline{\text{CE}}/\text{PGM}$ input with V_{PP} = 12.75 V ± 0.25 V, and $\overline{\text{OE}}$ HIGH will program that Am27C040. A high-level $\overline{\text{CE}}/\text{PGM}$ input inhibits the other Am27C040s from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with $\overline{\text{OE}}$ and $\overline{\text{CE}}/\text{PGM}$ at V_{IL}, and V_{PP} between 12.5 V and 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C ± 5°C ambient temperature range that is required when programming the Am27C040.

To activate this mode, the programming equipment must force 12.0 V ± 0.5 V on address line A9 of the Am27C040. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during auto select mode.

Byte 0 (A0 = V_{IL}) represents the manufacturer code, and Byte 1 (A0 = V_{IH}), the device identifier code. For the Am27C040, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27C040 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ($\overline{\text{CE}}/\text{PGM}$) is the power control and should be used for device selection. Output Enable ($\overline{\text{OE}}$) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from $\overline{\text{CE}}/\text{PGM}$ to output (t_{CE}). Data is available at the outputs t_{OE} after the falling edge of $\overline{\text{OE}}$, assuming that $\overline{\text{CE}}/\text{PGM}$ has been LOW and addresses have been stable for at least t_{ACC} - t_{OE}.

Standby Mode

The Am27C040 has a CMOS standby mode which reduces the maximum V_{CC} current to 100 μ A. It is placed in CMOS-standby when $\overline{CE}/\overline{PGM}$ is at $V_{CC} \pm 0.3$ V. The Am27C040 also has a TTL-standby mode which reduces the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when $\overline{CE}/\overline{PGM}$ is at V_{IH} . When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accommodate multiple memory connections, a two-line control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that $\overline{CE}/\overline{PGM}$ be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control

bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between V_{CC} and V_{SS} to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 μ F bulk electrolytic capacitor should be used between V_{CC} and V_{SS} for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

Mode		Pins		A0	A9	V _{PP}	Outputs
		$\overline{CE}/\overline{PGM}$	\overline{OE}				
Read		V_{IL}	V_{IL}	X	X	X	D _{OUT}
Output Disable		V_{IL}	V_{IH}	X	X	X	High Z
Standby (TTL)		V_{IH}	X	X	X	X	High Z
Standby (CMOS)		$V_{CC} \pm 0.3$ V	X	X	X	X	High Z
Program		V_{IL}	V_{IH}	X	X	V _{PP}	D _{IN}
Program Verify		V_{IL}	V_{IL}	X	X	V _{PP}	D _{OUT}
Program Inhibit		V_{IH}	X	X	X	V _{PP}	High Z
Auto Select (Note 3)	Manufacturer Code	V_{IL}	V_{IL}	V_{IL}	V_H	X	01H
	Device Code	V_{IL}	V_{IL}	V_{IH}	V_H	X	9BH

Notes:

1. $V_H = 12.0$ V \pm 0.5 V.
2. X = Either V_{IH} or V_{IL} .
3. A1-A8 = A10-A18 = V_{IL} .
4. See DC Programming Characteristics for V_{PP} voltage during programming.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature:	
OTP Products	-65°C to +125°C
All Other Products	-65°C to +150°C
Ambient Temperature with Power Applied	-55°C to +125°C
Voltage with Respect to V_{SS} :	
All pins except A9, V_{PP} , and V_{CC} (Note 1)	-0.6 V to $V_{CC} + 0.6$ V
A9 and V_{PP} (Note 2)	-0.6 V to 13.5 V
V_{CC}	-0.6 V to 7.0 V

Notes:

1. During transitions, the input may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O may overshoot to $V_{CC} + 2.0$ V for periods of up to 20 ns.
2. During transitions, A9 and V_{PP} may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. A9 and V_{PP} must not exceed 13.5 V for any period of time.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A) 0°C to +70°C

Industrial (I) Devices

Ambient Temperature (T_A) -40°C to +85°C

Extended Commercial (E) Devices

Ambient Temperature (T_A) -55°C to +125°C

Supply Read Voltages:

V_{CC} for Am27C040-XX5 +4.75 V to +5.25 V

V_{CC} for Am27C040-XX0 +4.50 V to +5.50 V


Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3, and 4)

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = -400 μA	2.4		V
V _{OL}	Output LOW Voltage	I _{OL} = 2.1 mA		0.45	V
V _{IH}	Input HIGH Voltage		2.0	V _{CC} + 0.5	V
V _{IL}	Input LOW Voltage		-0.5	+0.8	V
I _{LI}	Input Load Current	V _{IN} = 0 V to V _{CC}			
				1.0	μA
				5.0	
I _{LO}	Output Leakage Current	V _{OUT} = 0 V to V _{CC}		5.0	μA
I _{CC1}	V _{CC} Active Current (Note 3)	$\overline{CE} = V_{IL}$, f = 10 MHz, I _{OUT} = 0 mA		40	mA
				60	
I _{CC2}	V _{CC} TTL Standby Current	$\overline{CE} = V_{IH}$		1.0	mA
I _{CC3}	V _{CC} CMOS Standby Current	$\overline{CE} = V_{CC} \pm 0.3$ V		100	μA
I _{PP1}	V _{PP} Current During Read	$\overline{CE} = \overline{OE} = V_{IL}$, V _{PP} = V _{CC}		100	μA


Notes:

- V_{CC} must be applied simultaneously or before V_{PP}, and removed simultaneously or after V_{PP}.
- Caution:** The Am27C040 must not be removed from (or inserted into) a socket when V_{CC} or V_{PP} is applied.
- I_{CC1} is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- Minimum DC Input Voltage is -0.5 V. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is V_{CC} + 0.5 V, which may overshoot to V_{CC} + 2.0 V for periods less than 20 ns.



14971E-6

Figure 1. Typical Supply Current vs. Frequency
V_{CC} = 5.5 V, T = 25°C



14971E-7

Figure 2. Typical Supply Current vs. Temperature
V_{CC} = 5.5 V, f = 10 MHz



CAPACITANCE

Parameter Symbol	Parameter Description	Test Conditions	CDV032		PD 032		PL 032		TS 032		Unit
			Typ	Max	Typ	Max	Typ	Max	Typ	Max	
C _{IN}	Input Capacitance	V _{IN} = 0 V	10	12	10	12	8	10	10	12	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0 V	12	15	12	15	9	12	12	14	pF

Notes:

1. This parameter is only sampled and not 100% tested.
2. T_A = +25°C, f = 1 MHz.


SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3, and 4)

Parameter Symbols		Parameter Description	Test Conditions	Am27C040						Unit	
JEDEC	Standard			-95	-100	-120	-150	-200	-255		
t _{AVQV}	t _{ACC}	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$	Min	—	—	—	—	—	—	ns
				Max	90	100	120	150	200	250	
t _{ELQV}	t _{CE}	Chip Enable to Output Delay	$\overline{OE} = V_{IL}$	Min	—	—	—	—	—	—	ns
				Max	90	100	120	150	200	250	
t _{GLQV}	t _{OE}	Output Enable to Output Delay	$\overline{CE} = V_{IL}$	Min	—	—	—	—	—	—	ns
				Max	40	40	50	65	75	75	
t _{EHQZ}	t _{DF} (Note 2)	Chip Enable HIGH or Output Enable HIGH, whichever comes first, to Output Float		Min	—	—	—	—	—	—	ns
t _{GHQZ}				Max	30	30	30	30	40	60	
t _{AXQX}	t _{OH}	Output Hold from Addresses, \overline{CE} , or \overline{OE} , whichever occurred first		Min	0	0	0	0	0	0	ns
				Max	—	—	—	—	—	—	

Notes:

1. V_{CC} must be applied simultaneously or before V_{PP}, and removed simultaneously or after V_{PP}.
2. This parameter is only sampled and not 100% tested.
3. **Caution:** The Am27C040 must not be removed from, or inserted into a socket or board when V_{PP} or V_{CC} is applied.
4. Output Load: 1 TTL gate and C_L = 100 pF,
Input Rise and Fall Times: 20 ns,
Input Pulse Levels: 0.45 V to 2.4 V,
Timing Measurement Reference Level: 0.8 V and 2 V inputs and outputs.


SWITCHING TEST CIRCUIT



14971E-8

$C_L = 100\text{ pF}$ including jig capacitance

SWITCHING TEST WAVEFORM



14971E-9


AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0". Input pulse rise and fall times are $\leq 20\text{ ns}$.

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	Must Be Steady	Will Be Steady
	May Change from H to L	Will Be Changing from H to L
	May Change from L to H	Will Be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
	Does Not Apply	Center Line is High Impedance "Off" State

KS000010

SWITCHING WAVEFORM



14971E-10


Notes:

- \overline{OE} may be delayed up to $t_{ACC} - t_{OE}$ after the falling edge of the addresses without impact on t_{ACC} .
- t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.

SELECTING A TARGET (AS AN INITIATOR)

T-52-33-27

Symbol	Characteristic	Min	Max	Units
t_{SLOO}	SEL Out Low to "OR-ED" ID Out	1.2		us
t_{OVAO}	"OR-ED" ID Out Valid to ACK, ATN Out	100		ns
t_{AOBH}	ACK, ATN Out Valid to BSY Out High	100		ns
t_{BHBV}	BSY Out High to BSY In Low, Valid	400		ns
t_{BLSH}	BSY In Low to SEL Out High	100		ns




NOTE: Tgroup = signals driven by a Target = $\overline{I/O}$, $\overline{C/D}$, MSG, REQ

11853-027A

RESPONSE TO SELECTION (AS A TARGET)

Symbol	Characteristic	Min	Max	Units
t_{SLBH}	SEL In Low to \overline{BSY} In High			ns
t_{IVBH}	"OR-ED" ID Valid In to \overline{BSY} In High	0		ns
t_{BHBL}	SEL Low, ID Valid, BSY High to BSY Low	0.4	200	us
t_{BLOI}	BSY Out Low to "OR-ED" ID Invalid In	0		ns
t_{BLSH}	BSY Out Low to SEL In High	0		ns
t_{AVSH}	ATN Valid In to SEL In High	0		ns
t_{SHIO}	SEL In High to Tgroup Out	100		ns




NOTE: Tgroup = signals driven by a Target = $\overline{I/O}$, $\overline{C/D}$, MSG, REQ

11853-028A

RESELECTING AN INITIATOR (AS A TARGET)

T-52-33-27

Symbol	Characteristic	Min	Max	Units
t_{SLOO}	SEL Out Low to "OR-ED" ID Out	2		μ s
t_{OVIO}	"OR-ED" ID Out Valid to I/O & Tgroup Out Valid	100		ns
t_{IOBH}	I/O & Tgroup Out Valid to BSY Out High	100		ns
t_{BHBV}	BSY Out High to BSY In Low Valid	400		ns
t_{BLSH}	BSY In Low to SEL Out High	100		ns




NOTE: Tgroup = signals driven by a Target = $\overline{C/D}$, MSG, REQ
 Igroup = signals driven by an Initiator = ATN, ACK

11853-026A

RESPONSE TO RESELECTION (AS AN INITIATOR)

Symbol	Characteristic	Min	Max	Units
t_{SLBH}	SEL In Low to BSY In High	0		ns
t_{IVBH}	"OR-ED" ID Valid In to BSY In High	0		ns
t_{ILBH}	I/O In Low to BSY In High	0		ns
t_{BHAO}	SEL Low, ID Valid, BSY High to Igroup Out	100		ns
t_{AVBL}	Igroup Valid Out to BSY Out Low	100		ns
t_{BHBL}	BSY In High to BSY Out Low	0.4	200	μ s
t_{BLOI}	BSY Out Low to "OR-ED" ID Invalid In	0		ns
t_{BLSH}	BSY Out Low to SEL In High	0		ns
t_{SHBH}	SEL In High to BSY Out High	0		ns




Tgroup = signals driven by a Target = $\overline{C/D}$, MSG, REQ
 Igroup = signals driven by an Initiator = ATN, ACK
 *** BSY will still be driven by the reselecting target.

11853-030A

RECEIVE ASYNCHRONOUS INFORMATION TRANSFER IN (ACTING AS AN INITIATOR)

Symbol	Characteristic	Min	Max	Units
t_{SHPC}	\overline{SEL} In High to Phase Change In	0		ns
$t_{ILD T}$	$\overline{I/O}$ In Low to Data Bus TRISTATE	0	125	ns
t_{PCRL}	Phase Change In to \overline{REQ} In Low	400		ns
t_{DVRL}	Data Valid In to \overline{REQ} In Low	0		ns
t_{RLAL}	\overline{REQ} In Low to \overline{ACK} Out Low	0	175	ns
t_{ALDI}	\overline{ACK} Out Low to Data Invalid In	0		ns
t_{ALRH}	\overline{ACK} Out Low to \overline{REQ} In High	0		ns
t_{RHAH}	\overline{REQ} In High to \overline{ACK} Out High	0	175	ns
t_{AHPC}	\overline{ACK} Out High to Phase Change In	0		ns

T-52-33-27




ATN NOTE: Phase = signals that define the bus phase $\overline{C/D}$, MSG

11853-031A

SEND ASYNCHRONOUS INFORMATION TRANSFER IN (ACTING AS A TARGET)

Symbol	Characteristic	Min	Max	Units
t_{SHPC}	\overline{SEL} In High to Phase Change Out	100		ns
t_{ILDO}	$\overline{I/O}$ Out Low to Data Out	800		ns
t_{DVRL}	Data Out Valid to \overline{REQ} Out Low	55		ns
t_{PCRL}	Phase Change Out to \overline{REQ} Out Low	500		ns
t_{RLAL}	\overline{REQ} Out Low to \overline{ACK} In Low	0		ns
t_{ALRH}	\overline{ACK} In Low to \overline{REQ} Out High	0	175	ns
t_{ALDI}	\overline{ACK} In Low to Data Out Invalid	0		ns
t_{RHAH}	\overline{REQ} Out High to \overline{ACK} In High	0		ns
t_{AHPC}	\overline{ACK} In High to Phase Change Out	100		ns
t_{AHRL}	\overline{ACK} In High to \overline{REQ} Out Low	0	175	ns




ATN NOTE: Phase = signals that define the bus phase $\overline{C/D}$, \overline{MSG}

11853-032A

SEND ASYNCHRONOUS INFORMATION TRANSFER OUT (ACTING AS AN INITIATOR)

Symbol	Characteristic	Min	Max	Units
t _{SHPC}	SEL In High to Phase Change In	0		ns
t _{IHDO}	I/O In High to Data Out	0		ns
t _{PCRL}	Phase Change In to REQ In Low	400		ns
t _{RLAL}	REQ In Low to ACK Out Low	0	175	ns
t _{DVAL}	Data Out Valid to ACK Out Low	55		ns
t _{ALRH}	ACK Out Low to REQ In High	0		ns
t _{RHAH}	REQ In High to ACK Out High	0	175	ns
t _{RHDI}	REQ In High to Data Out Invalid	0		ns
t _{AHPC}	ACK Out High to Phase Change In	0		ns




ATN NOTE: Phase = signals that define the bus phase $\overline{C/D}$, \overline{MSG}

11853-033A

RECEIVE ASYNCHRONOUS INFORMATION TRANSFER OUT (ACTING AS A TARGET)

Symbol	Characteristic	Min	Max	Units
t_{SHPC}	SEL In High to Phase Change Out	100		ns
t_{IHDT}	$\overline{I/O}$ Out High to Data Bus TRISTATE	0		ns
t_{PCRL}	Phase Change to \overline{REQ} Out Low	500		ns
t_{RLAL}	\overline{REQ} Out Low to ACK In Low	0		ns
t_{DVAL}	Data In Valid to ACK In Low	0		ns
t_{ALRH}	ACK In Low to \overline{REQ} Out High	0	175	ns
t_{RHDI}	\overline{REQ} Out High to Data In Invalid	0		ns
t_{RAHA}	\overline{REQ} Out High to ACK In High	0		ns
t_{AHPC}	ACK In High to Phase Change Out	0		ns
t_{AHRL}	ACK In High to \overline{REQ} Out Low	0	175	ns

T-52-33-27



NOTE: Phase = signals that define the bus phase $\overline{C/D}$, \overline{MSG}

11853-034A

RECEIVE SYNCHRONOUS INFORMATION TRANSFER IN (ACTING AS AN INITIATOR)

Symbol	Characteristic	Min	Max	Units
t_{DVRL}	Data Valid In to \overline{REQ} In Low	0		ns
t_{RLDI}	\overline{REQ} In Low to DATA Invalid	45		ns
t_{RLRH}	\overline{REQ} In Low to \overline{REQ} In High	50		ns
t_{RHRL}	\overline{REQ} In High to \overline{REQ} In Low	50		ns
t_{ALAH}	ACK Out Low to ACK Out High	Tcyc-10		ns
t_{AHAL}	ACK Out High to ACK Out Low	Tcyc-25		ns
t_{AHPC}	ACK Out High to Phase Change	0		ns

Parameters t_{SHPC} , t_{IHDT} and t_{PCRL} are also applicable and are identical to those in Receive Asynchronous Information Transfer In (Acting as an Initiator), top of page 37.