



Product Preview

16K × 16 Bit Asynchronous/Latched Address Fast Static RAM

**ELECTRICALLY TESTED PER:
MPG62995A**

The 62995A is a 262,144 bit latched address static random access memory organized as 16,384 words of 16 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. The device integrates a 16K x 16 SRAM core with advanced peripheral circuitry consisting of address and data input latches, active high and active low chip enables, separate upper and lower byte write strobes, and a fast output enable. This device has increased output drive capability supported by multiple power pins. In addition, the output levels can be either 3.3 V or 5 V TTL compatible by choice of the appropriate output bus power supply.

Address, data in, and chip enable latches are provided. When latch enable (LE for address and chip enables and DL for data in) is high the address, data in, and chip enable latches are in the transparent state. If latch enable (LE, DL) is tied high the device can be used as an asynchronous SRAM. When latch enable (LE, DL) is low the address, data in and chip enable latches are in the latched state. This input latch simplifies read and write cycles by guaranteeing address and data-in hold time in a simple fashion.

Dual write strobes (BWL and BWH) are provided to allow individually writeable bytes. BWL controls DQ0-DQ7, the lower bits. While BWH controls DQ8-DQ15, the upper bits.

Additional power supply pins have been utilized and placed on the package for maximum performance. In addition, the output buffer power pins are electrically isolated from the other two and supply power only to the output buffers. This allows connecting the output buffers to 3.3 V instead of 5.0 V if desired. If 3.3 V output levels are chosen, the output buffer impedance in the "high" state is approximately equal to the impedance in the "low" state thereby allowing simplified transmission line terminations.

This device is ideally suited for systems which require wide data bus widths, cache memory and tag RAMs. See Figure 2 for applications information.

- Single 5 V ± 10% Power Supply
- Choice of 5 V or 3.3 V ± 10% Power Supplies for Output Buffers
- Fast Access Times: 12/15/20/25 ns Max
- Byte Writeable via Dual Write Strokes with Abort Write Capability
- Separate Data Input Latch for Simplified Write Cycles
- Address and Chip Enable Input Latches
- Common Data Inputs and Data Outputs
- Output Enable Controlled Three-State Outputs
- High Output Drive Capability: 85 pF/Output at Rated Access Time
- High Board Density 52 Lead CQF Package

62995A

Commercial Plus and Mil/Aero Applications

AVAILABLE AS

- 1) JAN: N/A
- 2) SMD: N/A
- 3) 883: 62995A - XX/BXAJC

**X = CASE OUTLINE AS FOLLOWS:
PACKAGE:**

LCC: Y

XX = Speed in ns (12, 15, 20, 25)

**The letter "M" appears after the
speed on LCC**

PIN NAMES

A0 - A13	Address Inputs
LE	Latch Enable
DL	Data Latch Enable
W	Write Enable
BWL	Byte Write Strobe Low
BWH	Byte Write Strobe High
E	Active High Chip Enable
\bar{E}	Active Low Chip Enable
G	Output Enable
DQ0 - DQ15	Data Input/Output
VCC	+5 V Power Supply
VCCQ	Output Buffer Power Supply
VSSQ	Output Buffer Ground
VSS	Ground
NC	No Connect

All power supply and ground pins must be connected for proper operation of the device.
 $V_{CC} \geq V_{CCQ}$ at all times including power up.

This document contains information on a new product. Information and specifications herein are subject to change without notice.

DC OPERATING CONDITIONS AND CHARACTERISTICS(V_{CC} = V_{CCQ} = 5.0 V ± 10%, T_A = -55 to +125°C, Unless Otherwise Noted)**RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to V_{SS} = V_{SSQ} = 0 V)

Parameter	Symbol	Typ	Min	Max	Unit
Supply Voltage (Operating Voltage Range)	V _{CC}	5.0	4.5	5.5	V
Output Buffer Supply Voltage (5.0 V TTL Compatible) (3.3 V 50 Ω Compatible)	V _{CCQ}	5.0 3.3	4.5 3.0	5.5 3.6	V
Input High Voltage	V _{IH}	3.0	2.2	V _{CC} + 0.3	V
Input Low Voltage	V _{IL}	0.0	-0.5*	0.8	V

* V_{IL}(min) = -3.0 V ac (pulse width ≤ 20 ns)**DC CHARACTERISTICS**

Parameter	Symbol	Typ	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	I _{lkg(I)}	± 1.0	μA
Output Leakage Current ($\bar{G} = V_{IH}$)	I _{lkg(O)}	± 1.0	μA
AC Supply Current ($\bar{G} = V_{IL}$, I _{out} = 0 mA, All Inputs = V _{IL} or V _{IH} , V _{IL} = 0.0 V and V _{IH} ≥ 3.0 V, Cycle Time ≥ t _{AVAV} min)	I _{CCA15} I _{CCA25} I _{CCA35}	310 300 290	mA
Standby Current (E = V _{IL} , $\bar{E} = V_{IH}$, I _{out} = 0 mA, All Inputs = V _{IL} or V _{IH} , V _{IL} = 0 V and V _{IH} ≥ 3.0 V, Cycle Time ≥ t _{AVAV} min)	I _{SB}	50	mA
Output Low Voltage (I _{OL} = +8.0 mA)	V _{OLmax}	0.4	V
Output High Voltage (I _{OH} = -4.0 mA)	V _{OHmin}	2.4	V

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Typ	Unit
Input Capacitance (All Pins Except DQ0 - DQ15)	C _{in}	4	pF
Input/Output Capacitance (DQ0 - DQ15)	C _{out}	8	pF


AC TEST LOADS

Figure 1A





Figure 1B

MOTOROLA SC {MEMORY/ASI 65E D

COMMERCIAL PLUS AND MIL/AERO APPLICATIONS MEMORY DATA


ASYNCHRONOUS READ CYCLES



MOTOROLA SC MEMORY/ASI 65E D

COMMERCIAL PLUS AND MIL/AERO APPLICATIONS MEMORY DATA


ASYNCHRONOUS WRITE CYCLE



MOTOROLA SC MEMORY/ASI 65E D

COMMERCIAL PLUS AND MIL/AERO APPLICATIONS MEMORY DATA


LATCHED READ CYCLES



MOTOROLA SC (MEMORY/ASI 65E D


COMMERCIAL PLUS AND MIL/AERO APPLICATIONS MEMORY DATA

LATCHED WRITE CYCLES



MOTOROLA SC (MEMORY/ASI 65E D

**R3000 Application Example with 128K Byte Segregated Instruction/Data Cache
Using Eight Motorola 62995A Latched SRAMs**



MOTOROLA SC MEMORY/ASI BASE D