DATA SHEET

NEC

MOS INTEGRATED CIRCUIT

μPD16636

312 OUTPUT TFT-LCD SOURCE DRIVER (COMPATIBLE WITH 64 GRAY SCALES)

The μPD16636 is a source driver for TFT-LCDs capable of dealing with displays with 64 gray scales. Data input is based on digital input configured as 6 bits by 6 dots (2 pixels), which can realize a full-color display of 260,000 colors by output of 64 values γ-corrected by an internal D/A converter and 5-by-2 external power modules. Because the output dynamic range is as large as 9.6 V_{P-P}, level inversion operation of the LCD's common electrode is rendered unnecessary. Also, to be able to deal with dot-line inversion when mounted on a single side, this source driver is equipped with a built-in 6-bit D/A converter circuit whose odd output pins and even output pins respectively output gray scale voltages of differing polarity. Assuring a maximum clock frequency of 45 MHz when driving at 3.0 V, this driver is applicable to XGA-standard TFT-LCD panels.

FEATURES

- Capable of outputting 64 values by means of 5-by-2 external power modules (10 units) and a D/A converter
- Output dynamic range 9.6 V_{P-P} min (@ V_{DD2} = 10.0 V)
- CMOS level input
- Input of 6 bits (gradation data) by 6 dots
- High-speed data transfer: f_{max} = 45 MHz (internal data transfer speed when operating at 3.0 V)
- 312 outputs
- Single bank arrangement is possible

ORDERING INFORMATION

Part Number	Package
μPD16636N-×××	TCP (TAB package)

The TCP's external shape is customized. To order your TCP's external shape, please contact a NEC salesperson.

Document No. S12577EJ1V0DS00 (1st edition)
Date Published June 1997 N
Printed in Japan

1. BLOCK DIAGRAM



2. PIN CONFIGURATION (μPD16636N-×××)



Caution This figure does not spesify the TCP package.

3. RELATIONSHIP BETWEEN OUTPUT CIRCUIT AND D/A CONVERTER



POL	S_{2n-1}	S_{2n}
L	V_0 to V_4	V_5 to V_9
H	V_5 to V_9	V_0 to V_4

S_{2n-1} (odd output), S_{2n} (even output) n = 1, 2, ..., 156

4. PIN FUNCTIONS

Pin Symbol	Pin Name	Description
S_1 to S_{312}	Driver output	The D/A converted 64-gray-scale analog voltage is output.
D_{01} to D_{05}	Display data input	The display data is input with a width of 36 bits, viz., the gray scale data (6 bits) by 6 dots (2 pixels). D_{X0}: LSB, D_{X5}: MSB
D_{10} to D_{15}		
D_{20} to D_{25}		
D_{31} to D_{35}		
D_{40} to D_{45}		
D_{50} to D_{55}		
R/$\overline{L}$	Shift direction switching input	These refer to the start pulse input/output pins when cascades are connected. The shift directions of the shift registers are as follows. R/$\overline{L}$ = H : STHR input, $S_1 \rightarrow S_{3122}$, STHL output R/$\overline{L}$ = L : STHL input, $S_{312} \rightarrow S_1$, STHR output
STHR	Right shift start pulse input/output	R/$\overline{L}$ = H : Becomes the start pulse input pin. R/$\overline{L}$ = L : Becomes the start pulse output pin.
STHL	Left shift start pulse input/output	R/$\overline{L}$ = H : Becomes the start pulse input pin. R/$\overline{L}$ = L : Becomes the start pulse output pin.
CLK	Shift clock input	Refers to the shift register's shift clock input. The display data is incorporated into the data register at the rising edge. At the rising edge of the 52th clock after the start pulse input, the start pulse output reaches the high level, thus becoming the start pulse of the next-stage driver. The initial-level driver's 52th clock becomes valid as the next-stage driver's start pulse is input. If 54 clock pulses are input after input of the start pulse, input of display data is halted automatically. The contents of the shift register are cleared at the STB's rising edge.
STB	Latch input	The contents of the data register are transferred to the latch at the rising edge. And, at the falling edge, the gray scale voltage is supplied to the driver. It is necessary to ensure input of one pulse per horizontal period.
LPC	Low power control input	The output buffer constant current source is blocked, reducing current consumption. In lower power mode (LPC = 'H' : DC-level input possible), the ordinary static current consumption can be reduced by approx. 20%. The condition that low power mode can be used is that the load constant is at least 10 kΩ + 50 pF.
V_0 to V_9	γ-corrected power supplies	Input the r-corrected power supplies from outside. Make sure to maintain the following relationships. During the gray scale voltage output, be sure to keep the gray scale level power supply at a constant level. $V_{DD2} > V_0 > V_1 > V_2 > V_3 > V_4 > V_5 > V_6 > V_7 > V_8 > V_9 > V_{SS2}$
TEST	Test pin	Set it to 'OPEN'.
V_{DD1}	Logic power supply	3.3 V ± 0.3 V
V_{DD2}	Driver power supply	Up to 11.0 V
V_{SS1}	Logic ground	Grounding
V_{SS2}	Driver ground	Grounding

Cautions 1. The power start sequence must be V_{DD1}, logic input, and V_{DD2} & V_0 to V_9 in that order. Reverse this sequence to shut down. (Simultaneous power application to V_{DD2} and V_0 to V_9 is possible.)

2. To stabilize the supply voltage, please be sure to insert a 0.1 μF bypass capacitor between V_{DD1}-V_{SS1} and V_{DD2}-V_{SS2}. Furthermore, for increased precision of the D/A converter, insertion of a bypass capacitor of about 0.01 μF is also advised between the γ-corrected power supply terminals (V_0, V_1, V_2,...,V_9) and V_{SS2}.

5. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE

This product incorporates a 6-bit D/A converter whose odd output pins and even output pins output respectively gray scale voltages of differing polarity with respect to the LCD's counter electrode (common electrode) voltage. The D/A converter consists of ladder resistors and switches. The ladder resistors r_0 to r_{62} are so designed that the ratios between the LCD panel's γ-corrected voltages and V_0' to V_{63}' and V_0" to V_{63}" are roughly equal; and their respective resistance values are as shown on page 7 and 8. Among the 5-by-2 γ-corrected voltages, input gray scale voltages of the same polarity with respect to the common voltage, for the respective five γ-corrected voltages of V_0 to V_4 and V_5 to V_9. If fine gray scale voltage precision is not necessary, the voltage follower circuit supplied to the γ-corrected power supplies V_1 to V_3 and V_6 to V_8 can be deleted.

Figure 1 shows the relationship between the driving voltages such as liquid-crystal driving voltages V_{DD2} and V_{SS2}, common electrode potential V_{COM}, and γ-corrected voltages V_0 to V_9 and the input data. Be sure to maintain the voltage relationships of $V_{DD2} > V_0 > V_1 > V_2 > V_3 > V_4 > V_5 > V_6 > V_7 > V_8 > V_9 > V_{SS2}$. Figures 2-1 and 2-2 show the relationship between the input data and the output data, and show the resistance values of the resistor strings.

This driver IC is designed for single-sided mounting. Therefore, please do not use it for γ-corrected power supply level inversion in double-sided mounting.

Figure 1. Relationship Between Input Data and Output Voltage



Figure 2-1. Relationship between Input Data and Output Voltage; $V_{DD2} > V_0 > V_1 > V_2 > V_3 > V_4 > V_5$

Resistor Strings



Data	DX5	DX4	DX3	DX2	DX1	DX0	Output Voltage			(Ω)
00H	0	0	0	0	0	0	V_0'	V_0	r_0	800
01H	0	0	0	0	0	1	V_1'	$V_1 + (V_0 - V_1) * 7250 / 8050$	r_1	750
02H	0	0	0	0	1	0	V_2'	$V_1 + (V_0 - V_1) * 6500 / 8050$	r_2	700
03H	0	0	0	0	1	1	V_3'	$V_1 + (V_0 - V_1) * 5800 / 8050$	r_3	650
04H	0	0	0	1	0	0	V_4'	$V_1 + (V_0 - V_1) * 5150 / 8050$	r_4	600
05H	0	0	0	1	0	1	V_5'	$V_1 + (V_0 - V_1) * 4550 / 8050$	r_5	550
06H	0	0	0	1	1	0	V_6'	$V_1 + (V_0 - V_1) * 4000 / 8050$	r_6	550
07H	0	0	0	1	1	1	V_7'	$V_1 + (V_0 - V_1) * 3450 / 8050$	r_7	500
08H	0	0	1	0	0	0	V_8'	$V_1 + (V_0 - V_1) * 2950 / 8050$	r_8	500
09H	0	0	1	0	0	1	V_9'	$V_1 + (V_0 - V_1) * 2450 / 8050$	r_9	400
0AH	0	0	1	0	1	0	V_{10}'	$V_1 + (V_0 - V_1) * 2050 / 8050$	r_{10}	400
0BH	0	0	1	0	1	1	V_{11}'	$V_1 + (V_0 - V_1) * 1650 / 8050$	r_{11}	350
0CH	0	0	1	1	0	0	V_{12}'	$V_1 + (V_0 - V_1) * 1300 / 8050$	r_{12}	350
0DH	0	0	1	1	0	1	V_{13}'	$V_1 + (V_0 - V_1) * 950 / 8050$	r_{13}	350
0EH	0	0	1	1	1	0	V_{14}'	$V_1 + (V_0 - V_1) * 600 / 8050$	r_{14}	300
0FH	0	0	1	1	1	1	V_{15}'	$V_1 + (V_0 - V_1) * 300 / 8050$	r_{15}	300
10H	0	1	0	0	0	0	V_{16}'	V_1	r_{16}	300
11H	0	1	0	0	0	1	V_{17}'	$V_2 + (V_1 - V_2) * 2450 / 2750$	r_{17}	250
12H	0	1	0	0	1	0	V_{18}'	$V_2 + (V_1 - V_2) * 2200 / 2750$	r_{18}	250
13H	0	1	0	0	1	1	V_{19}'	$V_2 + (V_1 - V_2) * 1950 / 2750$	r_{19}	250
14H	0	1	0	1	0	0	V_{20}'	$V_2 + (V_1 - V_2) * 1700 / 2750$	r_{20}	200
15H	0	1	0	1	0	1	V_{21}'	$V_2 + (V_1 - V_2) * 1500 / 2750$	r_{21}	200
16H	0	1	0	1	1	0	V_{22}'	$V_2 + (V_1 - V_2) * 1300 / 2750$	r_{22}	200
17H	0	1	0	1	1	1	V_{23}'	$V_2 + (V_1 - V_2) * 1100 / 2750$	r_{23}	150
18H	0	1	1	0	0	0	V_{24}'	$V_2 + (V_1 - V_2) * 950 / 2750$	r_{24}	150
19H	0	1	1	0	0	1	V_{25}'	$V_2 + (V_1 - V_2) * 800 / 2750$	r_{25}	150
1AH	0	1	1	0	1	0	V_{26}'	$V_2 + (V_1 - V_2) * 650 / 2750$	r_{26}	150
1BH	0	1	1	0	1	1	V_{27}'	$V_2 + (V_1 - V_2) * 500 / 2750$	r_{27}	100
1CH	0	1	1	1	0	0	V_{28}'	$V_2 + (V_1 - V_2) * 400 / 2750$	r_{28}	100
1DH	0	1	1	1	0	1	V_{29}'	$V_2 + (V_1 - V_2) * 300 / 2750$	r_{29}	100
1EH	0	1	1	1	1	0	V_{30}'	$V_2 + (V_1 - V_2) * 200 / 2750$	r_{30}	100
1FH	0	1	1	1	1	1	V_{31}'	$V_2 + (V_1 - V_2) * 100 / 2750$	r_{31}	100
20H	1	0	0	0	0	0	V_{32}'	V_2	r_{32}	100
21H	1	0	0	0	0	1	V_{33}'	$V_3 + (V_2 - V_3) * 1500 / 1600$	r_{33}	100
22H	1	0	0	0	1	0	V_{34}'	$V_3 + (V_2 - V_3) * 1400 / 1600$	r_{34}	100
23H	1	0	0	0	1	1	V_{35}'	$V_3 + (V_2 - V_3) * 1300 / 1600$	r_{35}	100
24H	1	0	0	1	0	0	V_{36}'	$V_3 + (V_2 - V_3) * 1200 / 1600$	r_{36}	100
25H	1	0	0	1	0	1	V_{37}'	$V_3 + (V_2 - V_3) * 1100 / 1600$	r_{37}	100
26H	1	0	0	1	1	0	V_{38}'	$V_3 + (V_2 - V_3) * 1000 / 1600$	r_{38}	100
27H	1	0	0	1	1	1	V_{39}'	$V_3 + (V_2 - V_3) * 900 / 1600$	r_{39}	100
28H	1	0	1	0	0	0	V_{40}'	$V_3 + (V_2 - V_3) * 800 / 1600$	r_{40}	100
29H	1	0	1	0	0	1	V_{41}'	$V_3 + (V_2 - V_3) * 700 / 1600$	r_{41}	100
2AH	1	0	1	0	1	0	V_{42}'	$V_3 + (V_2 - V_3) * 600 / 1600$	r_{42}	100
2BH	1	0	1	0	1	1	V_{43}'	$V_3 + (V_2 - V_3) * 500 / 1600$	r_{43}	100
2CH	1	0	1	1	0	0	V_{44}'	$V_3 + (V_2 - V_3) * 400 / 1600$	r_{44}	100
2DH	1	0	1	1	0	1	V_{45}'	$V_3 + (V_2 - V_3) * 300 / 1600$	r_{45}	100
2EH	1	0	1	1	1	0	V_{46}'	$V_3 + (V_2 - V_3) * 200 / 1600$	r_{46}	100
2FH	1	0	1	1	1	1	V_{47}'	$V_3 + (V_2 - V_3) * 100 / 1600$	r_{47}	100
30H	1	1	0	0	0	0	V_{48}'	V_3	r_{48}	100
31H	1	1	0	0	0	1	V_{49}'	$V_4 + (V_3 - V_4) * 3350 / 3450$	r_{49}	100
32H	1	1	0	0	1	0	V_{50}'	$V_4 + (V_3 - V_4) * 3250 / 3450$	r_{50}	100
33H	1	1	0	0	1	1	V_{51}'	$V_4 + (V_3 - V_4) * 3150 / 3450$	r_{51}	100
34H	1	1	0	1	0	0	V_{52}'	$V_4 + (V_3 - V_4) * 3050 / 3450$	r_{52}	100
35H	1	1	0	1	0	1	V_{53}'	$V_4 + (V_3 - V_4) * 2950 / 3450$	r_{53}	150
36H	1	1	0	1	1	0	V_{54}'	$V_4 + (V_3 - V_4) * 2800 / 3450$	r_{54}	150
37H	1	1	0	1	1	1	V_{55}'	$V_4 + (V_3 - V_4) * 2650 / 3450$	r_{55}	150
38H	1	1	1	0	0	0	V_{56}'	$V_4 + (V_3 - V_4) * 2500 / 3450$	r_{56}	200
39H	1	1	1	0	0	1	V_{57}'	$V_4 + (V_3 - V_4) * 2300 / 3450$	r_{57}	200
3AH	1	1	1	0	1	0	V_{58}'	$V_4 + (V_3 - V_4) * 2100 / 3450$	r_{58}	250
3BH	1	1	1	0	1	1	V_{59}'	$V_4 + (V_3 - V_4) * 1850 / 3450$	r_{59}	250
3CH	1	1	1	1	0	0	V_{60}'	$V_4 + (V_3 - V_4) * 1600 / 3450$	r_{60}	300
3DH	1	1	1	1	0	1	V_{61}'	$V_4 + (V_3 - V_4) * 1300 / 3450$	r_{61}	500
3EH	1	1	1	1	1	0	V_{62}'	$V_4 + (V_3 - V_4) * 800 / 3450$	r_{62}	800
3FH	1	1	1	1	1	1	V_{63}'	V_4	r_{total}	15850

Figure 2-2. Relationship between Input Data and Output Voltage; $V_4 > V_5 > V_6 > V_7 > V_8 > V_9 > V_{SS2}$

Resistor Strings



Data	DX5	DX4	DX3	DX2	DX1	DX0	Output Voltage			(Ω)
3FH	1	1	1	1	1	1	V_{63}"	V_5	r_{62}	800
3EF	1	1	1	1	1	0	V_{62}"	$V_6 + (V_5 - V_6) * 2650 / 3450$	r_{61}	500
3DH	1	1	1	1	0	1	V_{61}"	$V_6 + (V_5 - V_6) * 2150 / 3450$	r_{60}	300
3CH	1	1	1	1	0	0	V_{60}"	$V_6 + (V_5 - V_6) * 1850 / 3450$	r_{59}	250
3BH	1	1	1	0	1	1	V_{59}"	$V_6 + (V_5 - V_6) * 1600 / 3450$	r_{58}	250
3AH	1	1	1	0	1	0	V_{58}"	$V_6 + (V_5 - V_6) * 1350 / 3450$	r_{57}	200
39H	1	1	1	0	0	1	V_{57}"	$V_6 + (V_5 - V_6) * 1150 / 3450$	r_{56}	200
38H	1	1	1	0	0	0	V_{56}"	$V_6 + (V_5 - V_6) * 950 / 3450$	r_{55}	150
37H	1	1	0	1	1	1	V_{55}"	$V_6 + (V_5 - V_6) * 800 / 3450$	r_{54}	150
36H	1	1	0	1	1	0	V_{54}"	$V_6 + (V_5 - V_6) * 650 / 3450$	r_{53}	150
35H	1	1	0	1	0	1	V_{53}"	$V_6 + (V_5 - V_6) * 500 / 3450$	r_{52}	100
34H	1	1	0	1	0	0	V_{52}"	$V_6 + (V_5 - V_6) * 400 / 3450$	r_{51}	100
33H	1	1	0	0	1	1	V_{51}"	$V_6 + (V_5 - V_6) * 300 / 3450$	r_{50}	100
32H	1	1	0	0	1	0	V_{50}"	$V_6 + (V_5 - V_6) * 200 / 3450$	r_{49}	100
31H	1	1	0	0	0	1	V_{49}"	$V_6 + (V_5 - V_6) * 100 / 3450$	r_{48}	100
30H	1	1	0	0	0	0	V_{48}"	V_6	r_{47}	100
2FH	1	0	1	1	1	1	V_{47}"	$V_7 + (V_6 - V_7) * 1500 / 1600$	r_{46}	100
2EH	1	0	1	1	1	0	V_{46}"	$V_7 + (V_6 - V_7) * 1400 / 1600$	r_{45}	100
2DH	1	0	1	1	0	1	V_{45}"	$V_7 + (V_6 - V_7) * 1300 / 1600$	r_{44}	100
2CH	1	0	1	1	0	0	V_{44}"	$V_7 + (V_6 - V_7) * 1200 / 1600$	r_{43}	100
2BH	1	0	1	0	1	1	V_{43}"	$V_7 + (V_6 - V_7) * 1100 / 1600$	r_{42}	100
2AH	1	0	1	0	1	0	V_{42}"	$V_7 + (V_6 - V_7) * 1000 / 1600$	r_{41}	100
29H	1	0	1	0	0	1	V_{41}"	$V_7 + (V_6 - V_7) * 900 / 1600$	r_{40}	100
28H	1	0	1	0	0	0	V_{40}"	$V_7 + (V_6 - V_7) * 800 / 1600$	r_{39}	100
27H	1	0	0	1	1	1	V_{39}"	$V_7 + (V_6 - V_7) * 700 / 1600$	r_{38}	100
26H	1	0	0	1	1	0	V_{38}"	$V_7 + (V_6 - V_7) * 600 / 1600$	r_{37}	100
25H	1	0	0	1	0	1	V_{37}"	$V_7 + (V_6 - V_7) * 500 / 1600$	r_{36}	100
24H	1	0	0	1	0	0	V_{36}"	$V_7 + (V_6 - V_7) * 400 / 1600$	r_{35}	100
23H	1	0	0	0	1	1	V_{35}"	$V_7 + (V_6 - V_7) * 300 / 1600$	r_{34}	100
22H	1	0	0	0	1	0	V_{34}"	$V_7 + (V_6 - V_7) * 200 / 1600$	r_{33}	100
21H	1	0	0	0	0	1	V_{33}"	$V_7 + (V_6 - V_7) * 100 / 1600$	r_{32}	100
20H	1	0	0	0	0	0	V_{32}"	V_7	r_{31}	100
1FH	0	1	1	1	1	1	V_{31}"	$V_8 + (V_7 - V_8) * 2650 / 2750$	r_{30}	100
1EH	0	1	1	1	1	0	V_{30}"	$V_8 + (V_7 - V_8) * 2550 / 2750$	r_{29}	100
1DH	0	1	1	1	0	1	V_{29}"	$V_8 + (V_7 - V_8) * 2450 / 2750$	r_{28}	100
1CH	0	1	1	1	0	0	V_{28}"	$V_8 + (V_7 - V_8) * 2350 / 2750$	r_{27}	100
1BH	0	1	1	0	1	1	V_{27}"	$V_8 + (V_7 - V_8) * 2250 / 2750$	r_{26}	150
1AH	0	1	1	0	1	0	V_{26}"	$V_8 + (V_7 - V_8) * 2100 / 2750$	r_{25}	150
19H	0	1	1	0	0	1	V_{25}"	$V_8 + (V_7 - V_8) * 1950 / 2750$	r_{24}	150
18H	0	1	1	0	0	0	V_{24}"	$V_8 + (V_7 - V_8) * 1800 / 2750$	r_{23}	150
17H	0	1	0	1	1	1	V_{23}"	$V_8 + (V_7 - V_8) * 1650 / 2750$	r_{22}	200
16H	0	1	0	1	1	0	V_{22}"	$V_8 + (V_7 - V_8) * 1450 / 2750$	r_{21}	200
15H	0	1	0	1	0	1	V_{21}"	$V_8 + (V_7 - V_8) * 1250 / 2750$	r_{20}	200
14H	0	1	0	1	0	0	V_{20}"	$V_8 + (V_7 - V_8) * 1050 / 2750$	r_{19}	250
13H	0	1	0	0	1	1	V_{19}"	$V_8 + (V_7 - V_8) * 800 / 2750$	r_{18}	250
12H	0	1	0	0	1	0	V_{18}"	$V_8 + (V_7 - V_8) * 550 / 2750$	r_{17}	250
11H	0	1	0	0	0	1	V_{17}"	$V_8 + (V_7 - V_8) * 300 / 2750$	r_{16}	300
10H	0	1	0	0	0	0	V_{16}"	V_8	r_{15}	300
0FH	0	0	1	1	1	1	V_{15}"	$V_9 + (V_8 - V_8) * 7750 / 8050$	r_{14}	300
0EH	0	0	1	1	1	0	V_{14}"	$V_9 + (V_8 - V_9) * 7450 / 8050$	r_{13}	350
0DH	0	0	1	1	0	1	V_{13}"	$V_9 + (V_8 - V_9) * 7100 / 8050$	r_{12}	350
0CH	0	0	1	1	0	0	V_{12}"	$V_9 + (V_8 - V_9) * 6750 / 8050$	r_{11}	350
0BH	0	0	1	0	1	1	V_{11}"	$V_9 + (V_8 - V_9) * 6400 / 8050$	r_{10}	400
0AH	0	0	1	0	1	0	V_{10}"	$V_9 + (V_8 - V_9) * 6000 / 8050$	r_9	400
09H	0	0	1	0	0	1	V_9"	$V_9 + (V_8 - V_9) * 5600 / 8050$	r_8	500
08H	0	0	1	0	0	0	V_8"	$V_9 + (V_8 - V_9) * 5100 / 8050$	r_7	500
07H	0	0	0	1	1	1	V_7"	$V_9 + (V_8 - V_9) * 4600 / 8050$	r_6	550
06H	0	0	0	1	1	0	V_6"	$V_9 + (V_8 - V_9) * 4050 / 8050$	r_5	550
05H	0	0	0	1	0	1	V_5"	$V_9 + (V_8 - V_9) * 3500 / 8050$	r_4	600
04H	0	0	0	1	0	0	V_4"	$V_9 + (V_8 - V_9) * 2900 / 8050$	r_3	650
03H	0	0	0	0	1	1	V_3"	$V_9 + (V_8 - V_9) * 2250 / 8050$	r_2	700
02H	0	0	0	0	1	0	V_2"	$V_9 + (V_8 - V_9) * 1550 / 8050$	r_1	750
01H	0	0	0	0	0	1	V_1"	$V_9 + (V_8 - V_9) * 800 / 8050$	r_0	800
00H	0	0	0	0	0	0	V_0"	V_9	r_{total}	15850

6. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT PIN

Data format : 6 bits × 2 RGBs (6 dots)
Input width : 36 bits (2-pixel data)

$R/\overline{L}$ = H (Right shift)

Output	S_1	S_2	S_3	S_4	S_5	...	S_{311}	S_{312}
Data	D_{00} to D_{05}	D_{10} to D_{15}	D_{20} to D_{25}	D_{30} to D_{35}	D_{40} to D_{45}	...	D_{40} to D_{45}	D_{50} to D_{55}

$R/\overline{L}$ = L (Left shift)

Output	S_1	S_2	S_3	S_4	S_5	...	S_{311}	S_{312}
Data	D_{00} to D_{05}	D_{10} to D_{15}	D_{20} to D_{25}	D_{30} to D_{35}	D_{40} to D_{45}	...	D_{40} to D_{45}	D_{50} to D_{55}

POL	S_{2n-1}	S_{2n}
L	V_0 to V_4	V_5 to V_9
H	V_5 to V_9	V_0 to V_4

S_{2n-1} (Odd output), S_{2n} (Even output) n = 1, 2, ..., 156

7. RELATIONSHIP BETWEEN STB, POL, AND OUTPUT WAVEFORM

The output voltage is written to the LCD panel synchronized with the STB rising edge.



8. CAUTION OF OPERATION

μPD16636 is full dot inversion driver with change charge buffer for discharge buffer on every other horizontal line. Since the output polarity of last line on a frame can not be same with the output polarity of first line on a next frame (Figure 3), necessary to polarity change and output operation in the interval of two frames (Figure 4).

Figure 3.



Figure 4.



Absolute Maximum Ratings (T_A = 25°C, V_{SS1} = V_{SS2} = 0 V)

Parameter	Symbol	Rating	Unit
Logic Part Supply Voltage	V_{DD1}	–0.3 to +6.5	V
Driver Part Supply Voltage	V_{DD2}	–0.3 to +12.0	V
Logic Part Input Voltage	V_{I1}	–0.3 to V_{DD1} + 0.5	V
Driver Part Input Voltage	V_{I2}	–0.3 to V_{DD2} + 0.5	V
Logic Part Output Voltage	V_{O1}	–0.3 to V_{DD1} + 0.5	V
Driver Part Output Voltage	V_{O2}	–0.3 to V_{DD2} + 0.5	V
Operating Temperature Range	T_A	–10 to +75	°C
Storage Temperature Range	T_{stg}	–55 to +125	°C

Recommended Operating Range (T_A = –10 to +75°C, V_{SS1} = V_{SS2} = 0 V)

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Logic Part Supply Voltage	V_{DD1}	3.0	3.3	3.6	V
Driver Part Supply Voltage	V_{DD2}	10.0	10.5	11.0	V
High-Level Input Voltage	V_{IH}	0.7 V_{DD1}		V_{DD1}	V
Low-Level Input Voltage	V_{IL}	0		0.3 V_{DD1}	V
γ-Corrected Voltage	V_0 to V_9	V_{SS2} + 0.1		V_{DD2} – 0.1	V
Driver Part Output Voltage	V_O	V_{SS2} + 0.1		V_{DD2} – 0.1	V
Maximum Clock Frequency	f_{max}	45			MHz

Electrical Specifications (T_A = –10 to +75°C, V_{DD1} = 3.3 V ±0.3 V, V_{DD2} = 10.5 V ±0.5 V, V_{SS1} = V_{SS2} = 0 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input Leak Current	I_L		–1.0		+1.0	μA
High-Level Output Voltage	V_{OH}	STHR (STHL), I_O = 0 mA	V_{DD1} – 0.1		V_{DD1}	V
Low-Level Output Voltage	V_{OL}	STHR (STHL), I_O = 0 mA			0.1	V
γ-Corrected Supply Current	I_{Vn}	V_0 – V_4 = V_5 – V_9 = 4 V		0.35	0.7	mA
Driver Output Current	I_{VOH1}	V_X = 9.5 V, V_{OUT} = 0.5 V[Note]		–5.2	–3.0	mA
	I_{VOL2}	V_X = 0.5 V, V_{OUT} = 9.5 V[Note]	+3.0	+5.8		mA
	I_{VOH2}	V_X = 0.5 V, V_{OUT} = 0.1 V[Note]		–9.0	–2.5	mA
	I_{VOL2}	V_X = 9.5 V, V_{OUT} = 9.9 V[Note]	+2.5	+8.0		mA

Note V_X refers to the output voltage of analog output pins S_1 to S_{312}.
V_{OUT} refers to the voltage applied to analog output pins S_1 to S_{312}.

Electrical Specifications (T_A = –10 to +75°C, V_{DD1} = 3.3 V ±0.3 V, V_{DD2} = 10.5 V ±0.5 V, V_{SS1} = V_{SS2} = 0 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Output Voltage Deviation[Note 1]	ΔV_O	Input data: 00_H to $3F_H$		±10	±20	mV
Average Output Voltage Variation[Note 2]	ΔV_{AV}	Input data: 00_H to $3F_H$		±10		mV
Output Voltage Range	V_O	Input data: 00_H to $3F_H$	0.1		V_{DD2} – 0.1	V
Logic Part Dynamic Current Consumption	I_{DD1}	V_{DD1}; when with no load[Notes 3, 4]		0.8	10.0	mA
Driver Part Dynamic Current Consumption	I_{DD22}	V_{DD2}; when with no load[Notes 3, 4]		6.5	12.0	mA

Notes 1. The output voltage deviation refers to the voltage difference between adjoining output pins when the display data is the same (within the chip).

2. The average output voltage variation refers to the average output voltage difference between chips. The average output voltage refers to the average voltage between chips when the display data is the same.

3. The STB cycle is defined to be 20 μs at f_{CLK} = 40 MHz.
The TYP. values refer to an all black or all white input pattern. The MAX. value refers to the measured values in the dot checkerboard input pattern.

4. Refers to the current consumption per driver when cascades are connected under the assumption of XGA single-sided mounting (10 units).

Switching Characteristics (T_A = –10 to +75°C, V_{DD1} = 3.3 V ±0.3 V, V_{DD2} = 13.0 V ±0.5 V, V_{SS1} = V_{SS2} = 0 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Start Pulse Delay Time	t_{PLH1}	C_L = 25 pF		8.8	15	ns
Driver Output Delay Time 1	t_{PHL2}	C_L = 200 pF, R_L = 5 kΩ		2.4	3.0	μs
Driver Output Delay Time 2	t_{PHL3}	C_L = 200 pF, R_L = 5 kΩ		4.7	6.0	μs
Driver Output Delay Time 3	t_{PLH2}	C_L = 200 pF, R_L = 5 kΩ		2.5	3.0	μs
Driver Output Delay Time 4	t_{PLH3}	C_L = 200 pF, R_L = 5 kΩ		4.9	6.0	μs
Input Capacitance 1	C_1	STHR, STHL excluded T_A = 25°C		5.5	15	pF
Input Capacitance 2	C_2	STHR, STHL T_A = 25°C		5.5	15	pF

Timing Requirement

(T_A = –10 to +75°C, V_{DD1} = 3.3 V ±0.3 V, V_{SS1} = V_{SS2} = 0 V, t_r = t_f = 8.0 ns)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Clock Pulse Width	PW_{CLK}		22			ns
Clock Pulse Low Period	$PW_{CLK(L)}$		6			ns
Clock Pulse High Period	$PW_{CLK(H)}$		6			ns
Data Setup Time	t_{SETUP1}		4			ns
Data Hold Time	t_{HOLD1}		6			ns
Start Pulse Setup Time	t_{SETUP2}		4			ns
Start Pulse Hold Time	t_{HOLD2}		6			ns
Start Pulse Low Period	t_{SPL}		6			ns
STB Pulse Width	PW_{STB}		0.5			μs
Data Invalid Period	t_{INV}		1			CLK
Final Data Timing	t_{LDT}		2			CLK
CLK-STB Time	$t_{CLK-STB}$	CLK ↑→ STB ↓	6			ns
STB-CLK Time	$t_{STB-CLK}$	STB ↓→ CLK ↑	6			ns
Time Between STB and Start Pulse	$t_{STB-STH}$	STB ↓→ STHR ↑	60			ns
POL-STB Time	$t_{POL-STB}$	POL ↑ or ↓→ STB ↑	–5			ns
STB-POL Time	$t_{STB-POL}$	STB ↓→ POL ↑ or ↓	6			ns

Switching Characteristics Waveform (R/$\overline{L}$ = H) In ( ): R/$\overline{L}$ = L

Unless otherwise specified, the input level is defined to be 0.5 V_{DD1}.

1. Initial-Stage Driver's Input/Output Waveform



2. Second- to Final-Stage Drivers's Input/Output Timing



3. Driver Output Timing



V_X refers to the final output voltage. t_{PLH2} and t_{PHL2} refer to the time required to reach an output precision level of 10 % (0.1 V_X); and t_{PLH3} and t_{PHL3} refer to the time required to reach an output precision level of 6 bits.

RECOMMENDED MOUNTING CONDITIONS

When mounting this product, please make sure that the following recommended conditions are satisfied.

For packaging methods and conditions other than those recommended below, please contact NEC sales personnel.

Mounting Condition	Mounting Method	Condition
Thermocompression	Soldering	Heating tool 300 to 350°C; heating for 2 to 3 seconds; pressure 100 g (per solder)
	ACF (Adhesive Conductive Film)	Temporary bonding 70 to 100°C; pressure 3 to 8 kg/cm^2; time 3 to 5 secs. Real bonding 165 to 180°C; pressure 25 to 45 kg/cm^2; time 30 to 40 secs. (when using the anisotropic conductive film SUMIZAC1003 of Sumitomo Bakelite, Ltd.)

Caution To find out the detailed conditions for packaging the ACF part, please contact the ACF manufacturing company. Be sure to avoid using two or more packaging methods at a time.

REFERENCE

NEC Semiconductor Device Reliability/Quality Control System (IEI-1212)

Quality Grades on NEC Semiconductor Devices (C11531E)