

## 312 OUTPUT TFT-LCD SOURCE DRIVER (COMPATIBLE WITH 64 GRAY SCALES)

The  $\mu$ PD16636 is a source driver for TFT-LCDs capable of dealing with displays with 64 gray scales. Data input is based on digital input configured as 6 bits by 6 dots (2 pixels), which can realize a full-color display of 260,000 colors by output of 64 values  $\gamma$ -corrected by an internal D/A converter and 5-by-2 external power modules. Because the output dynamic range is as large as 9.6 V<sub>P-P</sub>, level inversion operation of the LCD's common electrode is rendered unnecessary. Also, to be able to deal with dot-line inversion when mounted on a single side, this source driver is equipped with a built-in 6-bit D/A converter circuit whose odd output pins and even output pins respectively output gray scale voltages of differing polarity. Assuring a maximum clock frequency of 45 MHz when driving at 3.0 V, this driver is applicable to XGA-standard TFT-LCD panels.

### FEATURES


- Capable of outputting 64 values by means of 5-by-2 external power modules (10 units) and a D/A converter
- Output dynamic range 9.6 V<sub>P-P</sub> min (@ V<sub>DD2</sub> = 10.0 V)
- CMOS level input
- Input of 6 bits (gradation data) by 6 dots
- High-speed data transfer: f<sub>max</sub> = 45 MHz (internal data transfer speed when operating at 3.0 V)
- 312 outputs
- Single bank arrangement is possible

### ORDERING INFORMATION


Part Number	Package
$\mu$ PD16636N-xxx	TCP (TAB package)

The TCP's external shape is customized. To order your TCP's external shape, please contact a NEC salesperson.

1. BLOCK DIAGRAM




2. PIN CONFIGURATION (μPD16636N-xxx)



Caution This figure does not specify the TCP package.

3. RELATIONSHIP BETWEEN OUTPUT CIRCUIT AND D/A CONVERTER



POL	$S_{2n-1}$	$S_{2n}$
L	$V_0$ to $V_4$	$V_5$ to $V_9$
H	$V_5$ to $V_9$	$V_0$ to $V_4$

$S_{2n-1}$  (odd output),  $S_{2n}$  (even output)  $n = 1, 2, \dots, 156$

4. PIN FUNCTIONS

Pin Symbol	Pin Name	Description
S <sub>1</sub> to S <sub>312</sub>	Driver output	The D/A converted 64-gray-scale analog voltage is output.
D <sub>01</sub> to D <sub>05</sub>	Display data input	The display data is input with a width of 36 bits, viz., the gray scale data (6 bits) by 6 dots (2 pixels). D <sub>X0</sub> : LSB, D <sub>X5</sub> : MSB
D <sub>10</sub> to D <sub>15</sub>		
D <sub>20</sub> to D <sub>25</sub>		
D <sub>31</sub> to D <sub>35</sub>		
D <sub>40</sub> to D <sub>45</sub>		
D <sub>50</sub> to D <sub>55</sub>		
R $\bar{L}$		
STHR	Right shift start pulse input/output	R $\bar{L}$ = H : Becomes the start pulse input pin. R $\bar{L}$ = L : Becomes the start pulse output pin.
STHL	Left shift start pulse input/output	R $\bar{L}$ = H : Becomes the start pulse input pin. R $\bar{L}$ = L : Becomes the start pulse output pin.
CLK	Shift clock input	Refers to the shift register's shift clock input. The display data is incorporated into the data register at the rising edge. At the rising edge of the 52th clock after the start pulse input, the start pulse output reaches the high level, thus becoming the start pulse of the next-stage driver. The initial-level driver's 52th clock becomes valid as the next-stage driver's start pulse is input. If 54 clock pulses are input after input of the start pulse, input of display data is halted automatically. The contents of the shift register are cleared at the STB's rising edge.
STB	Latch input	The contents of the data register are transferred to the latch at the rising edge. And, at the falling edge, the gray scale voltage is supplied to the driver. It is necessary to ensure input of one pulse per horizontal period.
LPC	Low power control input	The output buffer constant current source is blocked, reducing current consumption. In lower power mode (LPC = 'H' : DC-level input possible), the ordinary static current consumption can be reduced by approx. 20%. The condition that low power mode can be used is that the load constant is at least 10 kΩ + 50 pF.
V <sub>0</sub> to V <sub>9</sub>	γ-corrected power supplies	Input the γ-corrected power supplies from outside. Make sure to maintain the following relationships. During the gray scale voltage output, be sure to keep the gray scale level power supply at a constant level. V <sub>DD2</sub> > V <sub>0</sub> > V <sub>1</sub> > V <sub>2</sub> > V <sub>3</sub> > V <sub>4</sub> > V <sub>5</sub> > V <sub>6</sub> > V <sub>7</sub> > V <sub>8</sub> > V <sub>9</sub> > V <sub>SS2</sub>
TEST	Test pin	Set it to 'OPEN'.
V <sub>DD1</sub>	Logic power supply	3.3 V ± 0.3 V
V <sub>DD2</sub>	Driver power supply	Up to 11.0 V
V <sub>SS1</sub>	Logic ground	Grounding
V <sub>SS2</sub>	Driver ground	Grounding

- Cautions**
1. The power start sequence must be V<sub>DD1</sub>, logic input, and V<sub>DD2</sub> & V<sub>0</sub> to V<sub>9</sub> in that order. Reverse this sequence to shut down. (Simultaneous power application to V<sub>DD2</sub> and V<sub>0</sub> to V<sub>9</sub> is possible.)
  2. To stabilize the supply voltage, please be sure to insert a 0.1 μF bypass capacitor between V<sub>DD1</sub>-V<sub>SS1</sub> and V<sub>DD2</sub>-V<sub>SS2</sub>. Furthermore, for increased precision of the D/A converter, insertion of a bypass capacitor of about 0.01 μF is also advised between the γ-corrected power supply terminals (V<sub>0</sub>, V<sub>1</sub>, V<sub>2</sub>,...,V<sub>9</sub>) and V<sub>SS2</sub>.

5. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE

This product incorporates a 6-bit D/A converter whose odd output pins and even output pins output respectively gray scale voltages of differing polarity with respect to the LCD's counter electrode (common electrode) voltage. The D/A converter consists of ladder resistors and switches. The ladder resistors  $r_0$  to  $r_{62}$  are so designed that the ratios between the LCD panel's  $\gamma$ -corrected voltages and  $V_0'$  to  $V_{63}'$  and  $V_0''$  to  $V_{63}''$  are roughly equal; and their respective resistance values are as shown on page 7 and 8. Among the 5-by-2  $\gamma$ -corrected voltages, input gray scale voltages of the same polarity with respect to the common voltage, for the respective five  $\gamma$ -corrected voltages of  $V_0$  to  $V_4$  and  $V_5$  to  $V_9$ . If fine gray scale voltage precision is not necessary, the voltage follower circuit supplied to the  $\gamma$ -corrected power supplies  $V_1$  to  $V_3$  and  $V_6$  to  $V_8$  can be deleted.

Figure 1 shows the relationship between the driving voltages such as liquid-crystal driving voltages  $V_{DD2}$  and  $V_{SS2}$ , common electrode potential  $V_{COM}$ , and  $\gamma$ -corrected voltages  $V_0$  to  $V_9$  and the input data. Be sure to maintain the voltage relationships of  $V_{DD2} > V_0 > V_1 > V_2 > V_3 > V_4 > V_5 > V_6 > V_7 > V_8 > V_9 > V_{SS2}$ . Figures 2-1 and 2-2 show the relationship between the input data and the output data, and show the resistance values of the resistor strings.

This driver IC is designed for single-sided mounting. Therefore, please do not use it for  $\gamma$ -corrected power supply level inversion in double-sided mounting.

Figure 1. Relationship Between Input Data and Output Voltage





Figure 2-1. Relationship between Input Data and Output Voltage;  $V_{DD2} > V_0 > V_1 > V_2 > V_3 > V_4 > V_5$


Resistor Strings



Data	DX5	DX4	DX3	DX2	DX1	DX0	Output Voltage		r <sub>0</sub>	(Ω)
							V <sub>0</sub> '	V <sub>0</sub>		
00H	0	0	0	0	0	0	V <sub>0</sub> '	V <sub>0</sub>	r <sub>0</sub>	800
01H	0	0	0	0	0	1	V <sub>1</sub> '	$V_1 + (V_0 - V_1) * 7250 / 8050$	r <sub>1</sub>	750
02H	0	0	0	0	1	0	V <sub>2</sub> '	$V_1 + (V_0 - V_1) * 6500 / 8050$	r <sub>2</sub>	700
03H	0	0	0	0	1	1	V <sub>3</sub> '	$V_1 + (V_0 - V_1) * 5800 / 8050$	r <sub>3</sub>	650
04H	0	0	0	0	1	0	V <sub>4</sub> '	$V_1 + (V_0 - V_1) * 5150 / 8050$	r <sub>4</sub>	600
05H	0	0	0	1	0	1	V <sub>5</sub> '	$V_1 + (V_0 - V_1) * 4550 / 8050$	r <sub>5</sub>	550
06H	0	0	0	1	1	0	V <sub>6</sub> '	$V_1 + (V_0 - V_1) * 4000 / 8050$	r <sub>6</sub>	550
07H	0	0	0	1	1	1	V <sub>7</sub> '	$V_1 + (V_0 - V_1) * 3450 / 8050$	r <sub>7</sub>	500
08H	0	0	1	0	0	0	V <sub>8</sub> '	$V_1 + (V_0 - V_1) * 2950 / 8050$	r <sub>8</sub>	500
09H	0	0	1	0	0	1	V <sub>9</sub> '	$V_1 + (V_0 - V_1) * 2450 / 8050$	r <sub>9</sub>	400
0AH	0	0	1	0	1	0	V <sub>10</sub> '	$V_1 + (V_0 - V_1) * 2050 / 8050$	r <sub>10</sub>	400
0BH	0	0	1	0	1	1	V <sub>11</sub> '	$V_1 + (V_0 - V_1) * 1650 / 8050$	r <sub>11</sub>	350
0CH	0	0	1	1	0	0	V <sub>12</sub> '	$V_1 + (V_0 - V_1) * 1300 / 8050$	r <sub>12</sub>	350
0DH	0	0	1	1	0	1	V <sub>13</sub> '	$V_1 + (V_0 - V_1) * 950 / 8050$	r <sub>13</sub>	350
0EH	0	0	1	1	1	0	V <sub>14</sub> '	$V_1 + (V_0 - V_1) * 600 / 8050$	r <sub>14</sub>	300
0FH	0	0	1	1	1	1	V <sub>15</sub> '	$V_1 + (V_0 - V_1) * 300 / 8050$	r <sub>15</sub>	300
10H	0	1	0	0	0	0	V <sub>16</sub> '	V <sub>1</sub>	r <sub>16</sub>	300
11H	0	1	0	0	0	1	V <sub>17</sub> '	$V_2 + (V_1 - V_2) * 2450 / 2750$	r <sub>17</sub>	250
12H	0	1	0	0	1	0	V <sub>18</sub> '	$V_2 + (V_1 - V_2) * 2200 / 2750$	r <sub>18</sub>	250
13H	0	1	0	0	1	1	V <sub>19</sub> '	$V_2 + (V_1 - V_2) * 1950 / 2750$	r <sub>19</sub>	250
14H	0	1	0	1	0	0	V <sub>20</sub> '	$V_2 + (V_1 - V_2) * 1700 / 2750$	r <sub>20</sub>	200
15H	0	1	0	1	0	1	V <sub>21</sub> '	$V_2 + (V_1 - V_2) * 1500 / 2750$	r <sub>21</sub>	200
16H	0	1	0	1	1	0	V <sub>22</sub> '	$V_2 + (V_1 - V_2) * 1300 / 2750$	r <sub>22</sub>	200
17H	0	1	0	1	1	1	V <sub>23</sub> '	$V_2 + (V_1 - V_2) * 1100 / 2750$	r <sub>23</sub>	150
18H	0	1	1	0	0	0	V <sub>24</sub> '	$V_2 + (V_1 - V_2) * 950 / 2750$	r <sub>24</sub>	150
19H	0	1	1	0	0	1	V <sub>25</sub> '	$V_2 + (V_1 - V_2) * 800 / 2750$	r <sub>25</sub>	150
1AH	0	1	1	0	1	0	V <sub>26</sub> '	$V_2 + (V_1 - V_2) * 650 / 2750$	r <sub>26</sub>	150
1BH	0	1	1	0	1	1	V <sub>27</sub> '	$V_2 + (V_1 - V_2) * 500 / 2750$	r <sub>27</sub>	100
1CH	0	1	1	1	0	0	V <sub>28</sub> '	$V_2 + (V_1 - V_2) * 400 / 2750$	r <sub>28</sub>	100
1DH	0	1	1	1	0	1	V <sub>29</sub> '	$V_2 + (V_1 - V_2) * 300 / 2750$	r <sub>29</sub>	100
1EH	0	1	1	1	1	0	V <sub>30</sub> '	$V_2 + (V_1 - V_2) * 200 / 2750$	r <sub>30</sub>	100
1FH	0	1	1	1	1	1	V <sub>31</sub> '	$V_2 + (V_1 - V_2) * 100 / 2750$	r <sub>31</sub>	100
20H	1	0	0	0	0	0	V <sub>32</sub> '	V <sub>2</sub>	r <sub>32</sub>	100
21H	1	0	0	0	0	1	V <sub>33</sub> '	$V_3 + (V_2 - V_3) * 1500 / 1600$	r <sub>33</sub>	100
22H	1	0	0	0	1	0	V <sub>34</sub> '	$V_3 + (V_2 - V_3) * 1400 / 1600$	r <sub>34</sub>	100
23H	1	0	0	0	1	1	V <sub>35</sub> '	$V_3 + (V_2 - V_3) * 1300 / 1600$	r <sub>35</sub>	100
24H	1	0	0	1	0	0	V <sub>36</sub> '	$V_3 + (V_2 - V_3) * 1200 / 1600$	r <sub>36</sub>	100
25H	1	0	0	1	0	1	V <sub>37</sub> '	$V_3 + (V_2 - V_3) * 1100 / 1600$	r <sub>37</sub>	100
26H	1	0	0	1	1	0	V <sub>38</sub> '	$V_3 + (V_2 - V_3) * 1000 / 1600$	r <sub>38</sub>	100
27H	1	0	0	1	1	1	V <sub>39</sub> '	$V_3 + (V_2 - V_3) * 900 / 1600$	r <sub>39</sub>	100
28H	1	0	1	0	0	0	V <sub>40</sub> '	$V_3 + (V_2 - V_3) * 800 / 1600$	r <sub>40</sub>	100
29H	1	0	1	0	0	1	V <sub>41</sub> '	$V_3 + (V_2 - V_3) * 700 / 1600$	r <sub>41</sub>	100
2AH	1	0	1	0	1	0	V <sub>42</sub> '	$V_3 + (V_2 - V_3) * 600 / 1600$	r <sub>42</sub>	100
2BH	1	0	1	0	1	1	V <sub>43</sub> '	$V_3 + (V_2 - V_3) * 500 / 1600$	r <sub>43</sub>	100
2CH	1	0	1	1	0	0	V <sub>44</sub> '	$V_3 + (V_2 - V_3) * 400 / 1600$	r <sub>44</sub>	100
2DH	1	0	1	1	0	1	V <sub>45</sub> '	$V_3 + (V_2 - V_3) * 300 / 1600$	r <sub>45</sub>	100
2EH	1	0	1	1	1	0	V <sub>46</sub> '	$V_3 + (V_2 - V_3) * 200 / 1600$	r <sub>46</sub>	100
2FH	1	0	1	1	1	1	V <sub>47</sub> '	$V_3 + (V_2 - V_3) * 100 / 1600$	r <sub>47</sub>	100
30H	1	1	0	0	0	0	V <sub>48</sub> '	V <sub>3</sub>	r <sub>48</sub>	100
31H	1	1	0	0	0	1	V <sub>49</sub> '	$V_4 + (V_3 - V_4) * 3350 / 3450$	r <sub>49</sub>	100
32H	1	1	0	0	1	0	V <sub>50</sub> '	$V_4 + (V_3 - V_4) * 3250 / 3450$	r <sub>50</sub>	100
33H	1	1	0	0	1	1	V <sub>51</sub> '	$V_4 + (V_3 - V_4) * 3150 / 3450$	r <sub>51</sub>	100
34H	1	1	0	1	0	0	V <sub>52</sub> '	$V_4 + (V_3 - V_4) * 3050 / 3450$	r <sub>52</sub>	100
35H	1	1	0	1	0	1	V <sub>53</sub> '	$V_4 + (V_3 - V_4) * 2950 / 3450$	r <sub>53</sub>	150
36H	1	1	0	1	1	0	V <sub>54</sub> '	$V_4 + (V_3 - V_4) * 2800 / 3450$	r <sub>54</sub>	150
37H	1	1	0	1	1	1	V <sub>55</sub> '	$V_4 + (V_3 - V_4) * 2650 / 3450$	r <sub>55</sub>	150
38H	1	1	1	0	0	0	V <sub>56</sub> '	$V_4 + (V_3 - V_4) * 2500 / 3450$	r <sub>56</sub>	200
39H	1	1	1	0	0	1	V <sub>57</sub> '	$V_4 + (V_3 - V_4) * 2300 / 3450$	r <sub>57</sub>	200
3AH	1	1	1	0	1	0	V <sub>58</sub> '	$V_4 + (V_3 - V_4) * 2100 / 3450$	r <sub>58</sub>	250
3BH	1	1	1	0	1	1	V <sub>59</sub> '	$V_4 + (V_3 - V_4) * 1850 / 3450$	r <sub>59</sub>	250
3CH	1	1	1	1	0	0	V <sub>60</sub> '	$V_4 + (V_3 - V_4) * 1600 / 3450$	r <sub>60</sub>	300
3DH	1	1	1	1	0	1	V <sub>61</sub> '	$V_4 + (V_3 - V_4) * 1300 / 3450$	r <sub>61</sub>	500
3EH	1	1	1	1	1	0	V <sub>62</sub> '	$V_4 + (V_3 - V_4) * 800 / 3450$	r <sub>62</sub>	800
3FH	1	1	1	1	1	1	V <sub>63</sub> '	V <sub>4</sub>	r <sub>total</sub>	15850

Figure 2-2. Relationship between Input Data and Output Voltage;  $V_4 > V_5 > V_6 > V_7 > V_8 > V_9 > V_{SS2}$

Resistor Strings



Data	DX5	DX4	DX3	DX2	DX1	DX0	Output Voltage		(Ω)
3FH	1	1	1	1	1	1	$V_{63}''$	$V_5$	$r_{62}$ 800
3EF	1	1	1	1	1	0	$V_{62}''$	$V_6 + (V_5 - V_6) * 2650 / 3450$	$r_{61}$ 500
3DH	1	1	1	1	0	1	$V_{61}''$	$V_6 + (V_5 - V_6) * 2150 / 3450$	$r_{60}$ 300
3CH	1	1	1	1	0	0	$V_{60}''$	$V_6 + (V_5 - V_6) * 1850 / 3450$	$r_{59}$ 250
3BH	1	1	1	0	1	1	$V_{59}''$	$V_6 + (V_5 - V_6) * 1600 / 3450$	$r_{58}$ 250
3AH	1	1	1	0	1	0	$V_{58}''$	$V_6 + (V_5 - V_6) * 1350 / 3450$	$r_{57}$ 200
39H	1	1	1	0	0	1	$V_{57}''$	$V_6 + (V_5 - V_6) * 1150 / 3450$	$r_{56}$ 200
38H	1	1	1	0	0	0	$V_{56}''$	$V_6 + (V_5 - V_6) * 950 / 3450$	$r_{55}$ 150
37H	1	1	0	1	1	1	$V_{55}''$	$V_6 + (V_5 - V_6) * 800 / 3450$	$r_{54}$ 150
36H	1	1	0	1	1	0	$V_{54}''$	$V_6 + (V_5 - V_6) * 650 / 3450$	$r_{53}$ 150
35H	1	1	0	1	0	1	$V_{53}''$	$V_6 + (V_5 - V_6) * 500 / 3450$	$r_{52}$ 100
34H	1	1	0	1	0	0	$V_{52}''$	$V_6 + (V_5 - V_6) * 400 / 3450$	$r_{51}$ 100
33H	1	1	0	0	1	1	$V_{51}''$	$V_6 + (V_5 - V_6) * 300 / 3450$	$r_{50}$ 100
32H	1	1	0	0	1	0	$V_{50}''$	$V_6 + (V_5 - V_6) * 200 / 3450$	$r_{49}$ 100
31H	1	1	0	0	0	1	$V_{49}''$	$V_6 + (V_5 - V_6) * 100 / 3450$	$r_{48}$ 100
30H	1	1	0	0	0	0	$V_{48}''$	$V_6$	$r_{47}$ 100
2FH	1	0	1	1	1	1	$V_{47}''$	$V_7 + (V_6 - V_7) * 1500 / 1600$	$r_{46}$ 100
2EH	1	0	1	1	1	0	$V_{46}''$	$V_7 + (V_6 - V_7) * 1400 / 1600$	$r_{45}$ 100
2DH	1	0	1	1	0	1	$V_{45}''$	$V_7 + (V_6 - V_7) * 1300 / 1600$	$r_{44}$ 100
2CH	1	0	1	1	0	0	$V_{44}''$	$V_7 + (V_6 - V_7) * 1200 / 1600$	$r_{43}$ 100
2BH	1	0	1	0	1	1	$V_{43}''$	$V_7 + (V_6 - V_7) * 1100 / 1600$	$r_{42}$ 100
2AH	1	0	1	0	1	0	$V_{42}''$	$V_7 + (V_6 - V_7) * 1000 / 1600$	$r_{41}$ 100
29H	1	0	1	0	0	1	$V_{41}''$	$V_7 + (V_6 - V_7) * 900 / 1600$	$r_{40}$ 100
28H	1	0	1	0	0	0	$V_{40}''$	$V_7 + (V_6 - V_7) * 800 / 1600$	$r_{39}$ 100
27H	1	0	0	1	1	1	$V_{39}''$	$V_7 + (V_6 - V_7) * 700 / 1600$	$r_{38}$ 100
26H	1	0	0	1	1	0	$V_{38}''$	$V_7 + (V_6 - V_7) * 600 / 1600$	$r_{37}$ 100
25H	1	0	0	1	0	1	$V_{37}''$	$V_7 + (V_6 - V_7) * 500 / 1600$	$r_{36}$ 100
24H	1	0	0	1	0	0	$V_{36}''$	$V_7 + (V_6 - V_7) * 400 / 1600$	$r_{35}$ 100
23H	1	0	0	0	1	1	$V_{35}''$	$V_7 + (V_6 - V_7) * 300 / 1600$	$r_{34}$ 100
22H	1	0	0	0	1	0	$V_{34}''$	$V_7 + (V_6 - V_7) * 200 / 1600$	$r_{33}$ 100
21H	1	0	0	0	0	1	$V_{33}''$	$V_7 + (V_6 - V_7) * 100 / 1600$	$r_{32}$ 100
20H	1	0	0	0	0	0	$V_{32}''$	$V_7$	$r_{31}$ 100
1FH	0	1	1	1	1	1	$V_{31}''$	$V_8 + (V_7 - V_8) * 2650 / 2750$	$r_{30}$ 100
1EH	0	1	1	1	1	0	$V_{30}''$	$V_8 + (V_7 - V_8) * 2550 / 2750$	$r_{29}$ 100
1DH	0	1	1	1	0	1	$V_{29}''$	$V_8 + (V_7 - V_8) * 2450 / 2750$	$r_{28}$ 100
1CH	0	1	1	1	0	0	$V_{28}''$	$V_8 + (V_7 - V_8) * 2350 / 2750$	$r_{27}$ 100
1BH	0	1	1	0	1	1	$V_{27}''$	$V_8 + (V_7 - V_8) * 2250 / 2750$	$r_{26}$ 150
1AH	0	1	1	0	1	0	$V_{26}''$	$V_8 + (V_7 - V_8) * 2100 / 2750$	$r_{25}$ 150
19H	0	1	1	0	0	1	$V_{25}''$	$V_8 + (V_7 - V_8) * 1950 / 2750$	$r_{24}$ 150
18H	0	1	1	0	0	0	$V_{24}''$	$V_8 + (V_7 - V_8) * 1800 / 2750$	$r_{23}$ 150
17H	0	1	0	1	1	1	$V_{23}''$	$V_8 + (V_7 - V_8) * 1650 / 2750$	$r_{22}$ 200
16H	0	1	0	1	1	0	$V_{22}''$	$V_8 + (V_7 - V_8) * 1450 / 2750$	$r_{21}$ 200
15H	0	1	0	1	0	1	$V_{21}''$	$V_8 + (V_7 - V_8) * 1250 / 2750$	$r_{20}$ 200
14H	0	1	0	1	0	0	$V_{20}''$	$V_8 + (V_7 - V_8) * 1050 / 2750$	$r_{19}$ 250
13H	0	1	0	0	1	1	$V_{19}''$	$V_8 + (V_7 - V_8) * 800 / 2750$	$r_{18}$ 250
12H	0	1	0	0	1	0	$V_{18}''$	$V_8 + (V_7 - V_8) * 550 / 2750$	$r_{17}$ 250
11H	0	1	0	0	0	1	$V_{17}''$	$V_8 + (V_7 - V_8) * 300 / 2750$	$r_{16}$ 300
10H	0	1	0	0	0	0	$V_{16}''$	$V_8$	$r_{15}$ 300
0FH	0	0	1	1	1	1	$V_{15}''$	$V_9 + (V_8 - V_9) * 7750 / 8050$	$r_{14}$ 300
0EH	0	0	1	1	1	0	$V_{14}''$	$V_9 + (V_8 - V_9) * 7450 / 8050$	$r_{13}$ 350
0DH	0	0	1	1	0	1	$V_{13}''$	$V_9 + (V_8 - V_9) * 7100 / 8050$	$r_{12}$ 350
0CH	0	0	1	1	0	0	$V_{12}''$	$V_9 + (V_8 - V_9) * 6750 / 8050$	$r_{11}$ 350
0BH	0	0	1	0	1	1	$V_{11}''$	$V_9 + (V_8 - V_9) * 6400 / 8050$	$r_{10}$ 400
0AH	0	0	1	0	1	0	$V_{10}''$	$V_9 + (V_8 - V_9) * 6000 / 8050$	$r_9$ 400
09H	0	0	1	0	0	1	$V_9''$	$V_9 + (V_8 - V_9) * 5600 / 8050$	$r_8$ 500
08H	0	0	1	0	0	0	$V_8''$	$V_9 + (V_8 - V_9) * 5100 / 8050$	$r_7$ 500
07H	0	0	0	1	1	1	$V_7''$	$V_9 + (V_8 - V_9) * 4600 / 8050$	$r_6$ 550
06H	0	0	0	1	1	0	$V_6''$	$V_9 + (V_8 - V_9) * 4050 / 8050$	$r_5$ 550
05H	0	0	0	1	0	1	$V_5''$	$V_9 + (V_8 - V_9) * 3500 / 8050$	$r_4$ 600
04H	0	0	0	1	0	0	$V_4''$	$V_9 + (V_8 - V_9) * 2900 / 8050$	$r_3$ 650
03H	0	0	0	0	1	1	$V_3''$	$V_9 + (V_8 - V_9) * 2250 / 8050$	$r_2$ 700
02H	0	0	0	0	1	0	$V_2''$	$V_9 + (V_8 - V_9) * 1550 / 8050$	$r_1$ 750
01H	0	0	0	0	0	1	$V_1''$	$V_9 + (V_8 - V_9) * 800 / 8050$	$r_0$ 800
00H	0	0	0	0	0	0	$V_0''$	$V_9$	$r_{total}$ 15850

6. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT PIN

Data format : 6 bits × 2 RGBs (6 dots)

Input width : 36 bits (2-pixel data)

$R/\bar{L} = H$  (Right shift)

Output	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	S <sub>4</sub>	S <sub>5</sub>	...	S <sub>311</sub>	S <sub>312</sub>
Data	D <sub>00</sub> to D <sub>05</sub>	D <sub>10</sub> to D <sub>15</sub>	D <sub>20</sub> to D <sub>25</sub>	D <sub>30</sub> to D <sub>35</sub>	D <sub>40</sub> to D <sub>45</sub>	...	D <sub>40</sub> to D <sub>45</sub>	D <sub>50</sub> to D <sub>55</sub>

$R/\bar{L} = L$  (Left shift)


Output	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	S <sub>4</sub>	S <sub>5</sub>	...	S <sub>311</sub>	S <sub>312</sub>
Data	D <sub>00</sub> to D <sub>05</sub>	D <sub>10</sub> to D <sub>15</sub>	D <sub>20</sub> to D <sub>25</sub>	D <sub>30</sub> to D <sub>35</sub>	D <sub>40</sub> to D <sub>45</sub>	...	D <sub>40</sub> to D <sub>45</sub>	D <sub>50</sub> to D <sub>55</sub>

POL	S <sub>2n-1</sub>	S <sub>2n</sub>
L	V <sub>0</sub> to V <sub>4</sub>	V <sub>5</sub> to V <sub>9</sub>
H	V <sub>5</sub> to V <sub>9</sub>	V <sub>0</sub> to V <sub>4</sub>

S<sub>2n-1</sub> (Odd output), S<sub>2n</sub> (Even output) n = 1, 2, ....., 156

7. RELATIONSHIP BETWEEN STB, POL, AND OUTPUT WAVEFORM


The output voltage is written to the LCD panel synchronized with the STB rising edge.



8. CAUTION OF OPERATION


μPD16636 is full dot inversion driver with change charge buffer for discharge buffer on every other horizontal line. Since the output polarity of last line on a frame can not be same with the output polarity of first line on a next frame (Figure 3), necessary to polarity change and output operation in the interval of two frames (Figure 4).

Figure 3.



When the first line output voltage of a next frame is bigger than the last line output voltage of a frame, discharge buffer can not charge the LCD panel.

Figure 4.



Necessary to polarity change and output operation.

**Absolute Maximum Ratings (T<sub>A</sub> = 25°C, V<sub>SS1</sub> = V<sub>SS2</sub> = 0 V)**

Parameter	Symbol	Rating	Unit
Logic Part Supply Voltage	V <sub>DD1</sub>	-0.3 to +6.5	V
Driver Part Supply Voltage	V <sub>DD2</sub>	-0.3 to +12.0	V
Logic Part Input Voltage	V <sub>I1</sub>	-0.3 to V <sub>DD1</sub> + 0.5	V
Driver Part Input Voltage	V <sub>I2</sub>	-0.3 to V <sub>DD2</sub> + 0.5	V
Logic Part Output Voltage	V <sub>O1</sub>	-0.3 to V <sub>DD1</sub> + 0.5	V
Driver Part Output Voltage	V <sub>O2</sub>	-0.3 to V <sub>DD2</sub> + 0.5	V
Operating Temperature Range	T <sub>A</sub>	-10 to +75	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +125	°C

**Recommended Operating Range (T<sub>A</sub> = -10 to +75°C, V<sub>SS1</sub> = V<sub>SS2</sub> = 0 V)**

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Logic Part Supply Voltage	V <sub>DD1</sub>	3.0	3.3	3.6	V
Driver Part Supply Voltage	V <sub>DD2</sub>	10.0	10.5	11.0	V
High-Level Input Voltage	V <sub>IH</sub>	0.7 V <sub>DD1</sub>		V <sub>DD1</sub>	V
Low-Level Input Voltage	V <sub>IL</sub>	0		0.3 V <sub>DD1</sub>	V
γ-Corrected Voltage	V <sub>0</sub> to V <sub>9</sub>	V <sub>SS2</sub> + 0.1		V <sub>DD2</sub> - 0.1	V
Driver Part Output Voltage	V <sub>O</sub>	V <sub>SS2</sub> + 0.1		V <sub>DD2</sub> - 0.1	V
Maximum Clock Frequency	f <sub>max</sub>	45			MHz

**Electrical Specifications (T<sub>A</sub> = -10 to +75°C, V<sub>DD1</sub> = 3.3 V ±0.3 V, V<sub>DD2</sub> = 10.5 V ±0.5 V, V<sub>SS1</sub> = V<sub>SS2</sub> = 0 V)**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input Leak Current	I <sub>L</sub>		-1.0		+1.0	μA
High-Level Output Voltage	V <sub>OH</sub>	STHR (STHL), I <sub>o</sub> = 0 mA	V <sub>DD1</sub> - 0.1		V <sub>DD1</sub>	V
Low-Level Output Voltage	V <sub>OL</sub>	STHR (STHL), I <sub>o</sub> = 0 mA			0.1	V
γ-Corrected Supply Current	I <sub>Vn</sub>	V <sub>0</sub> - V <sub>4</sub> = V <sub>5</sub> - V <sub>9</sub> = 4 V		0.35	0.7	mA
Driver Output Current	I <sub>VOH1</sub>	V <sub>X</sub> = 9.5 V, V <sub>OUT</sub> = 0.5 V <sup>Note</sup>		-5.2	-3.0	mA
	I <sub>VOL2</sub>	V <sub>X</sub> = 0.5 V, V <sub>OUT</sub> = 9.5 V <sup>Note</sup>	+3.0	+5.8		mA
	I <sub>VOH2</sub>	V <sub>X</sub> = 0.5 V, V <sub>OUT</sub> = 0.1 V <sup>Note</sup>		-9.0	-2.5	mA
	I <sub>VOL2</sub>	V <sub>X</sub> = 9.5 V, V <sub>OUT</sub> = 9.9 V <sup>Note</sup>	+2.5	+8.0		mA

**Note** V<sub>X</sub> refers to the output voltage of analog output pins S<sub>1</sub> to S<sub>312</sub>.  
V<sub>OUT</sub> refers to the voltage applied to analog output pins S<sub>1</sub> to S<sub>312</sub>.

**Electrical Specifications (T<sub>A</sub> = -10 to +75°C, V<sub>DD1</sub> = 3.3 V ±0.3 V, V<sub>DD2</sub> = 10.5 V ±0.5 V, V<sub>SS1</sub> = V<sub>SS2</sub> = 0 V)**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Output Voltage Deviation <sup>Note 1</sup>	ΔV <sub>O</sub>	Input data: 00 <sub>H</sub> to 3F <sub>H</sub>		±10	±20	mV
Average Output Voltage Variation <sup>Note 2</sup>	ΔV <sub>AV</sub>	Input data: 00 <sub>H</sub> to 3F <sub>H</sub>		±10		mV
Output Voltage Range	V <sub>O</sub>	Input data: 00 <sub>H</sub> to 3F <sub>H</sub>	0.1		V <sub>DD2</sub> - 0.1	V
Logic Part Dynamic Current Consumption	I <sub>DD1</sub>	V <sub>DD1</sub> ; when with no load <sup>Notes 3, 4</sup>		0.8	10.0	mA
Driver Part Dynamic Current Consumption	I <sub>DD22</sub>	V <sub>DD2</sub> ; when with no load <sup>Notes 3, 4</sup>		6.5	12.0	mA

- Notes**
1. The output voltage deviation refers to the voltage difference between adjoining output pins when the display data is the same (within the chip).
  2. The average output voltage variation refers to the average output voltage difference between chips. The average output voltage refers to the average voltage between chips when the display data is the same.
  3. The STB cycle is defined to be 20 μs at f<sub>CLK</sub> = 40 MHz.  
The TYP. values refer to an all black or all white input pattern. The MAX. value refers to the measured values in the dot checkerboard input pattern.
  4. Refers to the current consumption per driver when cascades are connected under the assumption of XGA single-sided mounting (10 units).

**Switching Characteristics (T<sub>A</sub> = -10 to +75°C, V<sub>DD1</sub> = 3.3 V ±0.3 V, V<sub>DD2</sub> = 13.0 V ±0.5 V, V<sub>SS1</sub> = V<sub>SS2</sub> = 0 V)**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Start Pulse Delay Time	t <sub>PLH1</sub>	C <sub>L</sub> = 25 pF		8.8	15	ns
Driver Output Delay Time 1	t <sub>PHL2</sub>	C <sub>L</sub> = 200 pF, R <sub>L</sub> = 5 kΩ		2.4	3.0	μs
Driver Output Delay Time 2	t <sub>PHL3</sub>	C <sub>L</sub> = 200 pF, R <sub>L</sub> = 5 kΩ		4.7	6.0	μs
Driver Output Delay Time 3	t <sub>PLH2</sub>	C <sub>L</sub> = 200 pF, R <sub>L</sub> = 5 kΩ		2.5	3.0	μs
Driver Output Delay Time 4	t <sub>PLH3</sub>	C <sub>L</sub> = 200 pF, R <sub>L</sub> = 5 kΩ		4.9	6.0	μs
Input Capacitance 1	C <sub>1</sub>	STHR, STHL excluded T <sub>A</sub> = 25°C		5.5	15	pF
Input Capacitance 2	C <sub>2</sub>	STHR, STHL T <sub>A</sub> = 25°C		5.5	15	pF

**Timing Requirement**

( $T_A = -10$  to  $+75^\circ\text{C}$ ,  $V_{DD1} = 3.3\text{ V} \pm 0.3\text{ V}$ ,  $V_{SS1} = V_{SS2} = 0\text{ V}$ ,  $t_r = t_f = 8.0\text{ ns}$ )


Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Clock Pulse Width	$PW_{CLK}$		22			ns
Clock Pulse Low Period	$PW_{CLK(L)}$		6			ns
Clock Pulse High Period	$PW_{CLK(H)}$		6			ns
Data Setup Time	$t_{SETUP1}$		4			ns
Data Hold Time	$t_{HOLD1}$		6			ns
Start Pulse Setup Time	$t_{SETUP2}$		4			ns
Start Pulse Hold Time	$t_{HOLD2}$		6			ns
Start Pulse Low Period	$t_{SPL}$		6			ns
STB Pulse Width	$PW_{STB}$		0.5			μs
Data Invalid Period	$t_{INV}$		1			CLK
Final Data Timing	$t_{LDT}$		2			CLK
CLK-STB Time	$t_{CLK-STB}$	CLK $\uparrow \rightarrow$ STB $\downarrow$	6			ns
STB-CLK Time	$t_{STB-CLK}$	STB $\downarrow \rightarrow$ CLK $\uparrow$	6			ns
Time Between STB and Start Pulse	$t_{STB-STH}$	STB $\downarrow \rightarrow$ STHR $\uparrow$	60			ns
POL-STB Time	$t_{POL-STB}$	POL $\uparrow$ or $\downarrow \rightarrow$ STB $\uparrow$	-5			ns
STB-POL Time	$t_{STB-POL}$	STB $\downarrow \rightarrow$ POL $\uparrow$ or $\downarrow$	6			ns

**Switching Characteristics Waveform (R/L = H)**


In ( ): R/L = L

Unless otherwise specified, the input level is defined to be 0.5 V<sub>DD1</sub>.


**1. Initial-Stage Driver's Input/Output Waveform**



**2. Second- to Final-Stage Drivers's Input/Output Timing**



3. Driver Output Timing



$V_x$  refers to the final output voltage.  $t_{PLH2}$  and  $t_{PHL2}$  refer to the time required to reach an output precision level of 10 % ( $0.1 V_x$ ); and  $t_{PLH3}$  and  $t_{PHL3}$  refer to the time required to reach an output precision level of 6 bits.

**RECOMMENDED MOUNTING CONDITIONS**

When mounting this product, please make sure that the following recommended conditions are satisfied.

For packaging methods and conditions other than those recommended below, please contact NEC sales personnel.

Mounting Condition	Mounting Method	Condition
Thermocompression	Soldering	Heating tool 300 to 350°C; heating for 2 to 3 seconds; pressure 100 g (per solder)
	ACF (Adhesive Conductive Film)	Temporary bonding 70 to 100°C; pressure 3 to 8 kg/cm <sup>2</sup> ; time 3 to 5 secs. Real bonding 165 to 180°C; pressure 25 to 45 kg/cm <sup>2</sup> ; time 30 to 40 secs. (when using the anisotropic conductive film SUMIZAC1003 of Sumitomo Bakelite, Ltd.)

**Caution To find out the detailed conditions for packaging the ACF part, please contact the ACF manufacturing company. Be sure to avoid using two or more packaging methods at a time.**

**REFERENCE**

NEC Semiconductor Device Reliability/Quality Control System (IEI-1212)

Quality Grades on NEC Semiconductor Devices (C11531E)