

## CapStore 32K x 8 nvSRAM

#### **Features**

- CMOS non volatile static RAM 32768 x 8 bits
- П 70 ns Access Time
- 35 ns Output Enable Access
- $\Box$  I<sub>CC</sub> = 15 mA typ. at 200 ns Cycle Time
- Unlimited Read and Write Cycles to SRAM
- Automatic STORE to EEPROM on Power Down using charge stored in an integrated capacitor
- Software initiated STORE
- Automatic STORE Timing
- 10<sup>6</sup> STORE cycles to EEPROM
- 100 years data retention in **EEPROM**
- Automatic RECALL on Power Up
- Software RECALL Initiation
- Unlimited RECALL cycles from **EEPROM**
- Single 5 V ± 10 % Operation
- Operating temperature range: 0 to 70 °C
- -40 to 85°C QS 9000 Quality Standard
- (MIL STD 883C M3015.7) RoHS compliance and Pb- free
- Package: PDIP28 (600 mil)

### Description

The U637256 has two separate modes of operation: SRAM mode and nonvolatile mode. In SRAM mode, the memory operates as an ordinary static RAM. In nonvolatile operation, data is transferred in parallel from SRAM to EEPROM or from EEPROM to SRAM. In this mode SRAM functions are disabled.

The U637256 is a static RAM with a nonvolatile electrically erasable PROM (EEPROM) element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent nonvolatile data resides in EEPROM. Data transfers from the SRAM to the EEPROM (the STORE operation) take place automatically upon power down using charge stored in an integraed capacitor. Transfers from EEPROM to the SRAM (the RECALL operation) take place automatically on power up. The U637256 combines the ease of use of an SRAM with nonvolatile data

1

integrity.

STORE cycles also may be initiated under user control via a software sequence.

Once a STORE cycle is initiated, further input or output are disabled until the cycle is completed.

Because a sequence of addresses is used for STORE initiation, it is important that no other read or write accesses intervene in the sequence or the sequence will be aborted.


RECALL cycles may also be initiated by a software sequence.

Internally, RECALL is a two step procedure. First, the SRAM data is cleared and second, the nonvolatile information is transferred into the SRAM cells.

The RECALL operation in no way alters the data in the EEPROM cells. The nonvolatile data can be recalled an unlimited number of times.

The U637256 is pin compatible with standard SRAMs and standard battery backed SRAMs.


### **Pin Configuration**



### **Pin Description**

Signal Name	Signal Description
A0 - A14	Address Inputs
DQ0 - DQ7	Data In/Out
Ē	Chip Enable
G	Output Enable
W	Write Enable
VCC	Power Supply Voltage
VSS	Ground

### **Block Diagram**



### **Truth Table for SRAM Operations**

Operating Mode	Ē	w	G	DQ0 - DQ7
Standby/not selected	Н	*	*	High-Z
Internal Read	L	Н	Н	High-Z
Read	L	Н	L	Data Outputs Low-Z
Write	L	L	*	Data Inputs High-Z

<sup>\*</sup> H or L

### **Characteristics**

All voltages are referenced to  $V_{SS} = 0 \text{ V (ground)}$ .

All characteristics are valid in the power supply voltage range and in the operating temperature range specified. Dynamic measurements are based on a rise and fall time of ≤ 5 ns, measured between 10 % and 90 % of V<sub>1</sub>, as well as input levels of  $V_{IL} = 0 \text{ V}$  and  $V_{IH} = 3 \text{ V}$ . The timing reference level of all input and output signals is 1.5 V, with the exception of the  $t_{dis}$ -times and  $t_{en}$ -times, in which cases transition is measured  $\pm\,200$  mV from steady-state voltage.

Absolute Maximum Ratings <sup>a</sup>		Symbol	Min.	Max.	Unit
Power Supply Voltage		V <sub>CC</sub>	-0.5	7	V
Input Voltage		V <sub>I</sub>	-0.3	V <sub>CC</sub> +0.5	V
Output Voltage		V <sub>O</sub>	-0.3	V <sub>CC</sub> +0.5	V
Power Dissipation		P <sub>D</sub>		1	W
Operating Temperature	C-Type K-Type	T <sub>a</sub>	0 -40	70 85	°C °C
Storage Temperature		T <sub>stg</sub>	-65	150	°C

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



Recommended Operating Conditions	Symbol	Symbol Conditions		Max.	Unit
Power Supply Voltage	V <sub>CC</sub>		4.5	5.5	V
Input Low Voltage	V <sub>IL</sub>	-2 V at Pulse Width 10 ns permitted	-0.3	0.8	V
Input High Voltage	V <sub>IH</sub>		2.2	V <sub>CC</sub> +0.3	V

DC Characteristics	Symbol		onditions	С-Т	уре	K-Type		Unit
DC Characteristics	Symbol		onditions	Min.	Max.	Min.	Max.	Unit
Operating Supply Current <sup>b</sup>	I <sub>CC1</sub>	V <sub>CC</sub> V <sub>IL</sub> V <sub>IH</sub> t <sub>c</sub>	= 5.5 V = 0.8 V = 2.2 V = 70 ns		60		65	mA
Average Supply Current during <sup>c</sup> STORE	I <sub>CC2</sub>	V <sub>CC</sub> E W V <sub>IL</sub> V <sub>IH</sub>	= $5.5 \text{ V}$ $\leq 0.2 \text{ V}$ $\geq \text{V}_{\text{CC}}$ - $0.2 \text{ V}$ $\leq 0.2 \text{ V}$ $\geq \text{V}_{\text{CC}}$ - $0.2 \text{ V}$		6		7	mA
Operating Supply Current <sup>b</sup> at t <sub>cR</sub> = 200 ns (Cycling CMOS Input Levels)	I <sub>CC3</sub>	V <sub>C</sub> C W V <sub>IL</sub> V <sub>IH</sub>	= $5.5 \text{ V}$ $\geq \text{V}_{\text{CC}}$ -0.2 V $\leq 0.2 \text{ V}$ $\geq \text{V}_{\text{CC}}$ -0.2 V		15		15	mA
Standby Supply Current <sup>d</sup> (Cycling TTL Input Levels)	I <sub>CC(SB)1</sub>	V <sub>CC</sub> E t <sub>c</sub>	= 5.5 V = V <sub>IH</sub> = 70 ns		20		22	mA
Standby Supply Curent <sup>d</sup> (Stable CMOS Input Levels)	I <sub>CC(SB)</sub>	V <sub>CC</sub> E V <sub>IL</sub> V <sub>IH</sub>	= $5.5 \text{ V}$ $\geq \text{V}_{\text{CC}}$ - $0.2 \text{ V}$ $\leq 0.2 \text{ V}$ $\geq \text{V}_{\text{CC}}$ - $0.2 \text{ V}$		3		3	mA



b: I<sub>CC1</sub> and I<sub>CC3</sub> are depedent on output loading and cycle rate. The specified values are obtained with outputs unloaded. The current I<sub>CC1</sub> is measured for WRITE/READ - ratio of 1/2.

c: I<sub>CC2</sub> is the average current required for the duration of the *SoftStore* STORE cycle.

d: Bringing  $\overline{E} \ge V_{IH}$  will not produce standby current levels until a software initiated nonvolatile cycle in progress has timed out. See MODE SELECTION table. The current  $I_{CC(SB)1}$  is measured for WRITE/READ - ratio of 1/2.

# U637256

DC Characteristics	Symbol		onditions	С-Ту		K-Type		Unit
Do onaracteristics	Symbol	Symbol		Min.	Max.	Min.	Max.	Onic
Output High Voltage Output Low Voltage	V <sub>OH</sub> V <sub>OL</sub>	V <sub>CC</sub> I <sub>OH</sub> I <sub>OL</sub>	= 4.5 V =-4 mA = 8 mA	2.4	0.4	2.4	0.4	V
Output High Current Output Low Current	I <sub>OH</sub> I <sub>OL</sub>	V <sub>CC</sub> V <sub>OH</sub> V <sub>OL</sub>	= 4.5 V = 2.4 V = 0.4 V	8	-4	8	-4	mA mA
Input Leakage Current		V <sub>CC</sub>	= 5.5 V					
High Low	I <sub>IH</sub>	V <sub>IH</sub> V <sub>IL</sub>	= 5.5 V = 0 V	-1	1	-1	1	μΑ μΑ
Output Leakage Current		V <sub>CC</sub>	= 5.5 V					
High at Three-State- Output Low at Three-State- Output	I <sub>OHZ</sub> I <sub>OLZ</sub>	V <sub>OH</sub> V <sub>OL</sub>	= 5.5 V = 0 V	-1	1	-1	1	μΑ μΑ


### **SRAM Memory Operations**

Na	Switching Characteristics	Syn	nbol	Min	May	11
No.	Read Cycle	Alt.	IEC	Min.	Max.	Unit
1	Read Cycle Time <sup>f</sup>	t <sub>AVAV</sub>	t <sub>cR</sub>	70		ns
2	Address Access Time to Data Valid <sup>9</sup>	t <sub>AVQV</sub>	t <sub>a(A)</sub>		70	ns
3	Chip Enable Access Time to Data Valid	t <sub>ELQV</sub>	t <sub>a(E)</sub>		70	ns
4	Output Enable Access Time to Data Valid	$t_{GLQV}$	t <sub>a(G)</sub>		35	ns
5	E HIGH to Output in High-Zh	t <sub>EHQZ</sub>	t <sub>dis(E)</sub>		25	ns
6	G HIGH to Output in High-Z <sup>h</sup>	t <sub>GHQZ</sub>	t <sub>dis(G)</sub>		25	ns
7	E LOW to Output in Low-Z	t <sub>ELQX</sub>	t <sub>en(E)</sub>	5		ns
8	G LOW to Output in Low-Z	t <sub>GLQX</sub>	t <sub>en(G)</sub>	0		ns
9	Output Hold Time after Address Change	$t_{AXQX}$	t <sub>v(A)</sub>	3		ns
10	Chip Enable to Power Active <sup>e</sup>	t <sub>ELICCH</sub>	t <sub>PU</sub>	0		ns
11	Chip Disable to Power Standby <sup>d, e</sup>	t <sub>EHICCL</sub>	t <sub>PD</sub>		70	ns


- e: Parameter guaranteed but not tested.
- f: Device is continuously selected with  $\overline{E}$  and  $\overline{G}$  both Low. g: Address valid prior to or coincident with  $\overline{E}$  transition LOW.
- h: Measured  $\pm 200$  mV from steady state output voltage.



# Read Cycle 1: Ai-controlled (during Read cycle: $\overline{E} = \overline{G} = V_{IL}$ , $\overline{W} = V_{IH}$ )<sup>f</sup>




# Read Cycle 2: $\overline{G}$ -, $\overline{E}$ -controlled (during Read cycle: $\overline{W} = V_{IH})^g$




No.	Switching Characteristics	Symbol			Min.	Max.	Unit	
NO.	Write Cycle	Alt. #1	Alt. #2	IEC	WIIII.	iviax.	Jill	
12	Write Cycle Time	t <sub>AVAV</sub>	t <sub>AVAV</sub>	t <sub>cW</sub>	70		ns	
13	Write Pulse Width	t <sub>WLWH</sub>		t <sub>w(W)</sub>	55		ns	
14	Write Pulse Width Setup Time		t <sub>WLEH</sub>	t <sub>su(W)</sub>	55		ns	
15	Address Setup Time	t <sub>AVWL</sub>	t <sub>AVEL</sub>	t <sub>su(A)</sub>	0		ns	
16	Address Valid to End of Write	t <sub>AVWH</sub>	t <sub>AVEH</sub>	t <sub>su(A-WH)</sub>	55		ns	
17	Chip Enable Setup Time	t <sub>ELWH</sub>		t <sub>su(E)</sub>	55		ns	
18	Chip Enable to End of Write		t <sub>ELEH</sub>	t <sub>w(E)</sub>	55		ns	
19	Data Setup Time to End of Write	t <sub>DVWH</sub>	t <sub>DVEH</sub>	t <sub>su(D)</sub>	30		ns	
20	Data Hold Time after End of Write	t <sub>WHDX</sub>	t <sub>EHDX</sub>	t <sub>h(D)</sub>	0		ns	
21	Address Hold after End of Write	t <sub>WHAX</sub>	t <sub>EHAX</sub>	t <sub>h(A)</sub>	0		ns	
22	W LOW to Output in High-Z <sup>h, i</sup>	t <sub>WLQZ</sub>		t <sub>dis(W)</sub>		25	ns	
23	W HIGH to Output in Low-Z	t <sub>WHQX</sub>		t <sub>en(W)</sub>	5		ns	

SIMTEK

# Write Cycle #1: W-controlled



# Write Cycle #2: E-controlled





If  $\overline{W}$  is low and when  $\overline{E}$  goes low, the outputs remain in the high impedance state.  $\overline{E}$  or  $\overline{W}$  must be  $V_{IH}$  during address transition.

### **Nonvolatile Memory Operations**

### **Mode Selection**

Ē	w	A13 - A0 (hex)	Mode	I/O	Power	Note s
Н	Х	Х	Not Selected	Output High Z	Standby	
L	Н	Х	Read SRAM	Output Data	Active	m
L	L	Х	Write SRAM	Input Data	Active	
L	Н	0E38 31C7 03E0 3C1F 303F 0FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile STORE	Output Data Output Data Output Data Output Data Output Data Output High Z	Active	k, l k, l k, l k, l k, l k, l
L	Н	0E38 31C7 03E0 3C1F 303F 0C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile RECALL	Output Data Output Data Output Data Output Data Output Data Output High Z	Active	k, l k, l k, l k, l k, l k, l

k: The six consecutive addresses must be in order listed. W must be high during all six consecutive cycles. See STORE cycle and RECALL cycle tables and diagrams for further details.

No.	PowerStore	Symbol		Conditions	Min.	Max.	Unit
NO.	Power Up RECALL Al		IEC	Conditions	101111	max.	
24	Power Up RECALL Duration <sup>n</sup>	t <sub>RESTORE</sub>				650	μs
25	STORE Cycle Duration <sup>f, e</sup>	t <sub>PDSTORE</sub>				10	ms
26	Time allowed to Complete SRAM Cycle <sup>f</sup>	t <sub>DELAY</sub>			1		μs
	Low Voltage Trigger Level	V <sub>SWITCH</sub>			4.0	4.5	V


n:  $t_{RESTORE}$  starts from the time  $V_{CC}$  rises above  $V_{SWITCH}$ .

The following six-address sequence is used for testing purposes and should not be used: 0E38, 31C7, 03E0, 3C1F, 303F, 339C.

I: While there are 15 addresses on the U637256, only the lower 14 are used to control software modes. Activation of nonvolatile cycles does not depend on the state of  $\overline{G}$ .

m: I/O state assumes that  $\overline{G} \le V_{IL}$ .

### PowerStore and automatic Power Up RECALL




No.	Software Controlled STORE/RECALL Cycle <sup>k, o</sup>	Syn	nbol	Min.	Max.	Unit
NO.		Alt.	IEC	IVIIII.	max.	Onit
27	STORE/RECALL Initiation Time	t <sub>AVAV</sub>	t <sub>cR</sub>	70		ns
28	Chip Enable to Output Inactive <sup>p</sup>	t <sub>ELQZ</sub>	t <sub>dis(E)SR</sub>		600	ns
29	STORE Cycle Time <sup>q</sup>	t <sub>ELQXS</sub>	t <sub>d(E)S</sub>		10	ms
30	RECALL Cycle Time <sup>r</sup>	t <sub>ELQXR</sub>	t <sub>d(E)R</sub>		20	μs
31	Address Setup to Chip Enables	t <sub>AVELN</sub>	t <sub>su(A)SR</sub>	0		ns
32	Chip Enable Pulse Width <sup>s, t</sup>	t <sub>ELEHN</sub>	t <sub>w(E)SR</sub>	60		ns
33	Chip Disable to Address Changes	t <sub>EHAXN</sub>	t <sub>h(A)SR</sub>	0		ns


- o: The software sequence is clocked with E controlled READs.
- p: Once the software controlled STORE or RECALL cycle is initiated, it completes automatically, ignoring all inputs.
- Note that STORE cycles (but not RECALL) are inhibited by  $V_{CC} < V_{SWITCH}$  (STORE inhibit). q:
- An automatic RECALL also takes place at power up, starting when  $V_{CC}$  exceeds  $V_{SWITCH}$  and takes  $t_{RESTORE}$ .  $V_{CC}$  must not drop below V<sub>SWITCH</sub> once it has been exceeded for the RECALL to function properly.
- Noise on the E pin may trigger multiple READ cycles from the same address and abort the address sequence.
- If the Chip Enable Pulse Width is less than  $t_{a(E)}$  (see Read Cycle) but greater than or equal  $t_{w(E)SR}$ , than the data may not be valid at the end of the low pulse, however the STORE or RECALL will still be initiated.



# Software Controlled STORE/RECALL Cycle<sup>t, u, v</sup> ( $\overline{E}$ = HIGH after STORE initiation)




# Software Controlled STORE/RECALL Cycle<sup>t, u, v</sup> ( $\overline{E}$ = LOW after STORE initiation)



u:  $\overline{W}$  must be HIGH when  $\overline{E}$  is LOW during the address sequence in order to initiate a nonvolatile cycle.  $\overline{G}$  may be either HIGH or LOW throughout. Addresses 1 through 6 are found in the mode selection table. Address 6 determines wheter the U637256 performs a STORE or RECALL.

v:  $\overline{\mathbb{E}}$  must be used to clock in the address sequence for the Software controlled STORE and RECALL cycles.

### **Test Configuration for Functional Check**





- w: In measurement of  $t_{dis}$ -times and  $t_{en}$ -times the capacitance is 5 pF.
- x: Between  $V_{CC}$  and  $V_{SS}$  must be connected a high frequency bypass capacitor 0.1  $\mu F$  to avoid disturbances.

Capacitance <sup>e</sup>	Conditions	Symbol	Min.	Max.	Unit
Input Capacitance	$V_{CC} = 5.0 \text{ V}$ $V_{I} = V_{SS}$	Cı		8	pF
Output Capacitance	$ \begin{array}{rcl} f & = 1 \text{ MHz} \\ T_a & = 25 \text{ °C} \end{array} $	Co		7	pF

All Pins not under test must be connected with ground by capacitors.

### **Ordering Code**





### **Device Operation**

The U637256 has two separate modes of operation: SRAM mode and nonvolatile mode. The memory operates in SRAM mode as a standard static RAM.

Data is transferred in nonvolatile mode from SRAM to EEPROM (the STORE operation) or from EEPROM to SRAM (the RECALL operation). In this mode SRAM functions are disabled.

STORE cycles may be initiated under user control via a software sequence and are also automatically initiated when the power supply voltage level of the chip falls below  $V_{\text{SWITCH}}$ . RECALL operations are automatically initiated upon power up and may also occur when the  $V_{\text{CC}}$  rises above  $V_{\text{SWITCH}}$ , after a low power condition. RECALL cycles may also be initiated by a software sequence.

### **SRAM READ**

The U637256 performs a READ cycle whenever  $\overline{E}$  and  $\overline{G}$  are LOW and  $\overline{W}$  is HIGH. The address specified on pins A0 - A14 determines which of the 32768 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of  $t_{cR}$ . If the READ is initiated by  $\overline{E}$  or  $\overline{G}$ , the outputs will be valid at  $t_{a(E)}$  or at  $t_{a(G)}$ , whichever is later. The data outputs will repeatedly respond to address changes within the  $t_{cR}$  access time without the need for transition on any control input pins, and will remain valid until another address change or until  $\overline{E}$  or  $\overline{G}$  is brought HIGH or  $\overline{W}$  is brought LOW.

### **SRAM WRITE**

A WRITE cycle is performed whenever  $\overline{E}$  and  $\overline{W}$  are LOW. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either  $\overline{E}$  or  $\overline{W}$  goes HIGH at the end of the cycle. The data on pins DQ0 - 7 will be written into the memory if it is valid  $t_{su(D)}$  before the end of a  $\overline{W}$  controlled WRITE or  $t_{su(D)}$  before the end of an  $\overline{E}$  controlled WRITE.

It is recommended that  $\overline{G}$  is kept HIGH during the entire WRITE cycle to avoid data bus contention on the common I/O lines. If  $\overline{G}$  is left LOW, internal circuitry will turn off the output buffers  $t_{dis\,(W)}$  after  $\overline{W}$  goes LOW.

#### **Automatic STORE**

During normal operation, the U637256 will draw current from  $V_{CC}$  to charge up an integrated capacitor. This stored charge will be used by the chip to perform a single STORE operation. If the voltage on the  $V_{CC}$  pin drops below  $V_{SWITCH},$  the part will automatically disconnect the internal components from the external power supply with a typical delay of 150 ns and initiate a STORE operation with  $t_{PDSTORE}$  max. 10 ms.

In order to prevent unneeded STORE operations, automatic STORE will be ignored unless at least one WRITE operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether or not a WRITE operation has taken place.

SRAM READ and WRITE operations that are in progress after an automatic STORE cycle on power down is requested are given time to complete before the STORE operation is initiated.

During  $t_{DELAY}$  multiple SRAM READ operations may take place. If a WRITE is in progress it will be allowed a time,  $t_{DELAY}$ , to complete. Any SRAM WRITE cycles requested after the  $V_{CC}$  pin drops below  $V_{SWITCH}$  will be inhibited.

#### **Automatic RECALL**

During power up, an automatic RECALL takes place. At a low power condition (power supply voltage <  $V_{SWITCH}$ ) an internal RECALL request may be latched. As soon as power supply voltage exceeds the sense voltage of  $V_{SWITCH}$ , a requested RECALL cycle will automatically be initiated and will take  $t_{RESTORE}$  to complete.

If the U637256 is in a WRITE state at the end of power up RECALL, the SRAM data will be corrupted.

To help avoid this situation, a 10 k $\Omega$  resistor should be connected between  $\overline{W}$  and power supply voltage.

### **Software Nonvolatile STORE**

The U637256 software controlled STORE cycle is initiated by executing sequential READ cycles from six specific address locations. By relying on READ cycles only, the U637256 implements nonvolatile operation while remaining compatible with standard 32K x 8 SRAMs. During the STORE cycle, an erase of the previous nonvolatile data is performed first, followed by a parallel programming of all the nonvolatile elements. Once a STORE cycle is initiated, further inputs and outputs are disabled until the cycle is completed.

Because a sequence of addresses is used for STORE initiation, it is important that no other READ or WRITE accesses intervene in the sequence or the sequence will be aborted.

To initiate the STORE cycle the following READ sequence must be performed:

- 1. Read addresses 0E38 (hex) Valid READ
- 2. Read addresses 31C7 (hex) Valid READ
- Read addresses 03E0 (hex) Valid READ
- 4. Read addresses 3C1F (hex) Valid READ
- 5. Read addresses 303F (hex) Valid READ
- 6. Read addresses 0FC0 (hex) Initiate STORE Cycle



### U637256

Once the sixth address in the sequence has been entered, the STORE cycle will commence and the chip will be disabled. It is important that READ cycles and not WRITE cycles be used in the sequence, although it is not necessary that  $\overline{G}$  be LOW for the sequence to be valid. After the  $t_{STORE}$  cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation. When  $V_{CC} < V_{SWITCH}$  all software STORE operations will be inhibited.

Any SRAM WRITE cycles requested after the  $V_{CC}$  pin drops below  $V_{SWITCH}$  will be inhibited.

#### Software Nonvolatile RECALL

A RECALL cycle of the EEPROM data into the SRAM is initiated with a sequence of READ operations in a manner similar to the STORE initiation. To initiate the RECALL cycle the following sequence of READ operations must be performed:

- 1. Read addresses 0E38 (hex) Valid READ
- Read addresses 31C7 (hex) Valid READ
- 3. Read addresses 03E0 (hex) Valid READ
- 4. Read addresses 3C1F (hex) Valid READ
- 5. Read addresses 303F (hex) Valid READ
- 6. Read addresses 0C63 (hex) Initiate RECALL Cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared and second, the nonvolatile information is transferred into the SRAM cells. After  $t_{d(E)R}$  cycle time the SRAM will once again be ready for READ and WRITE operations.The RECALL operation in no way alters the data in the EEPROM cells. The nonvolatile data can be recalled an unlimited number of times.

### **Low Average Active Power**

When  $\overline{\mathsf{E}}$  is HIGH the chip consumes only standby current

The overall average current drawn by the part depends on the following items:

- 1. CMOS or TTL input levels
- 2. the time during which the chip is disabled ( $\overline{\overline{E}}$  HIGH)
- 3. the cycle time for accesses ( $\overline{E}$  LOW)
- 4. the ratio of READs to WRITEs
- 5. the operating temperature
- 6. the V<sub>CC</sub> level



### LIFE SUPPORT POLICY

SIMTEK products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SIMTEK product could create a situation where personal injury or death may occur. Components used in life-support devices or systems must be expressly authorized by SIMTEK for such purpose.

### **LIMITED WARRANTY**

The information in this document has been carefully checked and is believed to be reliable. However SIMTEK Corporation (SIMTEK) makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon it. The information in this document describes the type of component and shall not be considered as assured characteristics. SIMTEK does not guarantee that the use of any information contained herein will not infringe upon the patent, trademark, copyright, mask work right or other rights of third parties, and no patent or licence is implied hereby. This document does not in any way extent SIMTEK's warranty on any product beyond that set forth in its standard terms and conditions of sale.

SIMTEK reserves terms of delivery and reserves the right to make changes in the products or specifications, or both, presented in this publication at any time and without notice.

# **Change record**

Date/Rev	Name	Change
01.11.2001	Ivonne Steffens	format revision and release for "Memory CD 2002"
19.09.2002	Matthias Schniebel	removing "Preliminary"
21.04.2004	Matthias Schniebel	adding "Leadfree Green Package" to ordering information adding "Device Marking"
7.4.2005	Stefan Günther	Page1: add RoHS compliance and Pb- free, 10 <sup>6</sup> endurance cycles and 100a data retention
1.0	Simtek	Assigned Simtek Document Control Number