1 Megabit

 $(64K \times 16)$ 

Erasable

**CMOS** 

**EPROM** 

Low Voltage

#### **Features**

- Wide Power Supply Range, 3.0 V to 5.5 V
- Fast Read Access Time 120 ns
- Compatible with JEDEC Standard AT27C1024
- Low Power 3.3-Volt CMOS Operation
   20 μA max. Standby

36 mW max. Active at 5 MHz for Vcc = 3.6 V 165 mW max. Active at 5 MHz for Vcc = 5.5 V

- Wide Selection of JEDEC Standard Packages
  - 40-Lead 600-mil PDIP and Cerdip
  - 44-Pad PLCC and LCC
  - 40-Lead TSOP
- High Reliability CMOS Technology 2000 V ESD Protection 200 mA Latchup Immunity
- Rapid Programming 100 μs/byte (typical)
- Two-line Control
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

## **Description**


The AT27LV1024 chip is a low power, low voltage 1,048,576 bit ultraviolet erasable and electrically programmable read only memory (EPROM) organized as 64K x 16 bits. It requires only one supply in the range of 3.0 to 5.5 V in normal read mode operation, making it ideal for portable systems.

With a typical power draw of only 15 mW at 1 MHz and  $V_{CC}$  at 3.3 V, the AT27LV1024 draws less than one-fifth the power of a standard 5-V EPROM. Standby mode supply current is typically less than 1  $\mu$ A at 3.3 V. (continued)

### **Pin Configurations**

Pin Name	Function
A0-A15	Addresses
O0-O15	Outputs
CE	Chip Enable
ŌE	Output Enable
PGM	Program Strobe
NC	No Connect

Note: Both GND pins must be connected.



Note: PLCC Package Pins 1 and 23 are DON'T CONNECT.

#### CDIP, PDIP Top View

VPP =	1	Ŭ 40	Ь	<u>vcc</u>
Œ c	2	39	5	PGM
O15 c	3	38	þ	NC
O14 C	4	37	Ь	A15
O13 🗆	5	36	Ь	A14
O12 🗆	6	35	Ь	A13
O11 c	7	34		A12
O10 E	8	33		A11
O9 [	9	32	Ь	A10
O8 d	10	31	Ь	A9
VPP C OE C O15 C O14 C O13 C O11 C O10 C O8 C OND C	11	30		GND
O7 c	12	29	ь	A8
O6 C	13	28	þ	A7
05 E	14	27	Þ	A6
Q4 E	15	26	þ	A5
O3 C	16	25	þ	A4
O2 E	17	24	þ	ΑЭ
O1 c	18	23	þ	A2
07 d 06 d 05 d 04 d 03 d 02 d 01 d 00 d	19	24 23 22 21	000000	A1
ŌE c	20	21	þ	A0

## TSOP Top View Type 1

A9 A10 C 1 2 A11 A12 A 3 A12 A 4 5 A15 A14 G 6 5 A15 NC G 8 9 VPC C 1 10 O15 O14 G 14 13 O13 O12 G 16 15 O10 O10 G 16 17 O8 O6 G 2 0 19	38 37 A8 36 37 A6 34 35 AA 32 31 AA 32 31 AA 32 31 AA 32 31 AA 32 37 AA	GND A7 A5 A3 A1 OE O1 O3 O5
---	--	---



1074177 0008098 378 ■





### **Description** (Continued)

The AT27LV1024 comes in a choice of industry standard JEDEC-approved packages, including: one-time programmable (OTP) plastic PDIP, PLCC, and TSOP, as well as windowed ceramic Cerdip and LCC. All devices feature two-line control  $(\overline{CE}, \overline{OE})$  to give designers the flexibility to prevent bus contention.


The AT27LV1024 operating with  $V_{CC}$  at 3.0 V produces TTL level outputs that are compatible with standard TTL logic devices operating at  $V_{CC} = 5.0$  V.

Atmel's 27LV1024 has additional features to ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100  $\mu s$ /word. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages. The AT27LV1024 programs identically as an AT27C1024.

### **Erasure Characteristics**

The entire memory array of the AT27LV1024 is erased (all outputs read as VoH) after exposure to ultraviolet light at a wavelength of 2537 Å. Complete erasure is assured after a minimum of 20 minutes exposure using 12,000 µW/cm² intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity ratings can be calculated from the minimum integrated erasure dose of 15 W-sec/cm². To prevent unitentional erasure, an opaque label is recommended to cover the clear window on any UV erasable EPROM which will be subjected to continuous fluorescent indoor lighting or sunlight.

### **Block Diagram**



### Absolute Maximum Ratings\*

Temperature Under Bias40°C to +85°C	;
Storage Temperature65°C to +125°C	;
Voltage on Any Pin with Respect to Ground2.0 V to +7.0 V <sup>(1)</sup>	)
Voltage on A9 with Respect to Ground2.0 V to +14.0 $\rm V^{(1)}$	)
V <sub>PP</sub> Supply Voltage with Respect to Ground2.0 V to +14.0 $\rm V^{(1)}$	)
Integrated UV Erase Dose7258 W•sec/cm <sup>2</sup>	2

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### Notes:

Minimum voltage is -0.6 V dc which may undershoot to -2.0 V for pulses of less than 20 ns. Maximum output pin voltage is V<sub>CC</sub> + 0.75 V dc which may be exceeded if certain precautions are observed (consult application notes) and which may overshoot to +7.0 V for pulses of less than 20 ns.

### **Operating Modes**

Mode \ Pin	CE	ŌE	PGM	Ai	VPP	Vcc	Outputs
Read	V <sub>I</sub> L	VIL	X <sup>(1)</sup>	Ai	Х	Vcc	Dout
Output Disable	Х	Vін	Х	Х	Х	Vcc	High Z
Standby	V <sub>IH</sub>	Х	Х	Х	Х	Vcc	High Z
Rapid Program <sup>(2)</sup>	VIL	VIH	ViL	Ai .	Vpp	Vcc (2)	DiN
PGM Verify <sup>(2)</sup>	V <sub>IL</sub>	VIL	ViH	Ai	V <sub>PP</sub>	Vcc (2)	Dout
PGM Inhibit <sup>(2)</sup>	ViH	X	Х	Х	V <sub>PP</sub>	V <sub>CC</sub> (2)	High Z
Product Identification <sup>(2),(4)</sup>	VIL	VIL	Х	A9=V <sub>H</sub> <sup>(3)</sup> A0=V <sub>IH</sub> or V <sub>IL</sub> A1-A15=V <sub>IL</sub>	Vcc	Vcc (2)	Identification Code

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

- Refer to Programming characteristics. Programming modes require V<sub>CC</sub> ≥ 4.5 V.
- 3.  $V_H = 12.0 \pm 0.5 \text{ V}$ .

4. Two identifier bytes may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9 which is set to V<sub>H</sub> and A0 which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification byte and high (V<sub>H</sub>) to select the Device Code byte.

3-48 AT27LV1024

1074177 0008099 204 🖿

### D.C. and A.C. Operating Conditions for Read Operation

		AT27LV1024						
		-12	-15	-20	-25			
Operating Temperature	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C			
(Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C			
Vcc Power Supply		3.0 V to 5.5 V						

= Advance Information

## D.C. and Operating Characteristics for Read Operation

(VCC = 3.0 V to 5.5 V unless otherwise specified)

Symbol	Parameter	Condi	tion		Min	Max	Units
Iц	Input Load Current	VIN = C	V to Vcc			±1	μА
ILO	Output Leakage Current	Vout =	= 0 V to Vcc			±5	μΑ
IPP1 (2)	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	Vpp =	Vcc			10	μА
		l (C	MOS), CE = Vcc ± 0.3 V	Vcc = 3	3.6 V	20	μА
IsB	V <sub>CC</sub> <sup>(1)</sup> Standby Current	ISB1 (C	MOS), CE = VCC ± 0.3 V	Vcc = 5	5.5 V	100	μА
136	VCC Clandby Current	I (T			3.6 V	100	μΑ
		I <sub>SB2</sub> (TTL), $\overline{CE} = 2.0$ to V <sub>CC</sub> + 0.5 V		Vcc = 5	5.5 V	1	mA
		1	f = 5  MHz, $lout = 0  mA$ ,	Com.		10	mA
Icc	Vcc Active Current	ICC1	CE = V <sub>IL</sub> , V <sub>CC</sub> = 3.6 V	Ind.		12	mA
100	VCC Active Current	lcc2	$\underline{f} = 5 \text{ MHz}, \text{ lout} = 0 \text{ mA}$ $\overline{CE} = \text{V}_{\text{IL}}, \text{ V}_{\text{CC}} = 5.5 \text{ V}$	Com.		30	mA
				Ind.		40	mA
VIL	Input Low Voltage				-0.6	0.8	٧
ViH	Input High Voltage				2.0	Vcc+0.5	٧
	Ordered Law Vallage	IoL = 2	2.0 mA			.4	٧
Vol	Output Low Voltage	loL = 1	00 μΑ			.2	٧
Vou	Output High Voltage	юн = -	I <sub>OH</sub> = -2.0 mA		2.4		٧
Vон	Output High Voltage	lon = -	100 μΑ		Vcc-0.2	2	٧

Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub>, and removed simultaneously or after V<sub>PP</sub>.

## A.C. Characteristics for Read Operation (VCC = 3.0V to 5.5V)

		AT27LV1024										
					2	-1	15	-2	20	-2	25	
Symbol	Parameter	Condition		Min	Max	Min	Max	Min	Max	Min	Max	Units
tacc (3)	Address to Output Delay	CE = OE = VIL	Com.		120		150		200		250	ns
TACC	Address to Output Delay	CE = CE = VIL	Ind.		120		150		200		250	ns
tcE (2)	CE to Output Delay	OE = VIL			120		150		200		250	ns
toE (2,3)	OE to Output Delay	CE = VIL			50		60		70		100	ns
t <sub>DF</sub> (4,5)	OE or CE High to Output Float				40		50		50		50	ns
tон	Output Hold from Address, CE or OE, whichever occurred first			0		0		0		0		ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.

<u>AIMEL</u>

= Advance Information


3-49

1074177 0008100 856

<sup>2.</sup>  $V_{PP}$  may be connected directly to  $V_{CC}$ , except during programming. The supply current would then be the sum of  $I_{CC}$  and  $I_{PP}$ .




## A.C. Waveforms for Read Operation (1)




#### Notes:

- Timing measurement references are 0.8 V and 2.0 V. Input AC driving levels are 0.45 V and 2.4 V, unless otherwise specified.
- 2. OE may be delayed up to tCE-tOE after the falling edge of CE without impact on tCE.
- OE may be delayed up to tACC-tOE after the address is valid without impact on tACC.
- 4. This parameter is only sampled and is not 100% tested.
- Output float is defined as the point when data is no longer driven.

# Input Test Waveforms and Measurement Levels



### **Output Test Load**




## Pin Capacitance (f = 1 MHz, $T = 25^{\circ}C$ )

	Тур	Max	Units	Conditions
CiN	4	8	pF	VIN = 0V
Соит	8	12	pF	Vout = 0V

Notes: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

## **Programming Waveforms** (1)



#### Notes:

- 1. The Input Timing Reference is 0.8 V for  $V_{IL}$  and 2.0 V for  $V_{IH}$ .
- 2. t<sub>OE</sub> and t<sub>DFP</sub> are characteristics of the device but must be accommodated by the programmer.
- When programming the AT27LV1024 a 0.1-μF capacitor is required across V<sub>PP</sub> and ground to suppress spurious voltage transients.

3-50 AT27LV1024

1074177 0008101 792

### **D.C. Programming Characteristics**

 $T_A = 25 \pm 5^{\circ}C$ ,  $V_{CC} = 6.5 \pm 0.25 V$ ,  $V_{PP} = 13.0 \pm 0.25 V$ 

Sym-		Test	Li	mits	
bol	Parameter	Conditions	Min	Мах	Units
ILI	Input Load Current	VIN=VIL,VIH		10	μА
VIL	Input Low Level	(All Inputs)	-0.6	0.8	٧
ViH	Input High Level		2.0	V <sub>CC+</sub> 1	٧
Vol	Output Low Volt.	I <sub>OL</sub> =2.1 mA		.45	٧
Voн	Output High Volt.	I <sub>OH</sub> =-400 μA	2.4		٧
ICC2	V <sub>CC</sub> Supply Curren (Program and Veri			50	mA
lpp2	V <sub>PP</sub> Supply Current	CE=PGM=V <sub>II</sub>		30	mA
V <sub>ID</sub>	A9 Product Identification Voltage		11.5	12.5	٧

### A.C. Programming Characteristics

 $T_A = 25 \pm 5^{\circ}C$ ,  $V_{CC} = 6.5 \pm 0.25 V$ ,  $V_{PP} = 13.0 \pm 0.25 V$ 

Sym- bol	Parameter	Test Conditions* (see Note 1)	<b>Li</b> i Min	nits Max	Units
tas	Address Setup Tir	me	2		μS
tces	CE Setup Time		2		μS
toes	OE Setup Time		2		μS
tps	Data Setup Time		2		μS
taH	Address Hold Tim	e	0		μs
tDH	Data Hold Time		2		μS
tDFP	OE High to Output Float Delay	(Note 2)	0	130	ns
tvps	V <sub>PP</sub> Setup Time		2		μS
tvcs	V <sub>CC</sub> Setup Time		2		μS
tpw	PGM Program Pulse Width	(Note 3)	95	105	μS
toE	Data Valid from O	E		150	ns

#### \*A.C. Conditions of Test:

Input Rise and Fall Times (10% to 90%)	20 ns
Input Pulse Levels 0.45 V to 2	2.4 V
Input Timing Reference Level 0.8 V to 2	2.0 V
Output Timing Reference Level 0.8 V to 2	20V

#### Notes:

- V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.
- This parameter is only sampled and is not 100% tested.
   Output Float is defined as the point where data is no longer driven see timing diagram.
- 3. Program Pulse width tolerance is  $100 \, \mu sec \pm 5\%$ .


# Atmel's 27LV1024 Integrated Product Identification Code<sup>(1)</sup>

-	Pins			Hex							
Codes	AO	015-08	07	O6	<b>O</b> 5	04	ОЗ	02	01	00	Data
Manufacturer	0	0	0	0	0	1	1	1	1	0	001E
Device Type	1	0	1	1	1	1	0	0	0	1	00F1

Note: 1. The AT27LV1024 has the same Product Identification Code as the AT27C1024. Both are programming compatible.

### Rapid Programming Algorithm

A 100  $\mu s$   $\overline{PGM}$  pulse width is used to program. The address is set to the first location.  $V_{CC}$  is raised to 6.5 V and Vpp is raised to 13.0 V. Each address is first programmed with one 100  $\mu s$   $\overline{PGM}$  pulse without verification. Then a verification / reprogramming loop is executed for each address. In the event a word fails to pass verification, up to 10 successive 100  $\mu s$  pulses are applied with a verification after each pulse. If the word fails to verify after 10 pulses have been applied, the part is considered failed. After the word verifies properly, the next address is selected until all have been checked. Vpp is then lowered to 5.0 V and  $V_{CC}$  to 5.0 V. All words are read again and compared with the original data to determine if the device passes or fails.





1074177 0008102 629

3-51



**Ordering Information** 

Advance Information

tacc	lcc (mA) tacc			Occuption Review			
		Standby	Ordering Code Package		Operation Range		
120	10	0.02	AT27LV1024-12DC AT27LV1024-12JC AT27LV1024-12LC AT27LV1024-12PC AT27LV1024-12VC	40DW6 44J 44LW 40P6 40V	Commercial (0°C to 70°C)		
120	12	0.02	AT27LV1024-12DI AT27LV1024-12JI AT27LV1024-12LI AT27LV1024-12PI AT27LV1024-12VI	40DW6 44J 44LW 40P6 40V	Industrial (-40°C to 85°C)		
150	10	0.02	AT27LV1024-15DC AT27LV1024-15JC AT27LV1024-15LC AT27LV1024-15PC AT27LV1024-15VC	40DW6 44J 44LW 40P6 40V	Commercial (0°C to 70°C)		
150	12	0.02	AT27LV1024-15DI AT27LV1024-15JI AT27LV1024-15LI AT27LV1024-15PI AT27LV1024-15VI	40DW6 44J 44LW 40P6 40V	Industrial (-40°C to 85°C)		
200	10	0.02	AT27LV1024-20DC AT27LV1024-20JC AT27LV1024-20LC AT27LV1024-20PC AT27LV1024-20VC	40DW6 44J 44LW 40P6 40V	Commercial (0°C to 70°C)		
200	12	0.02	AT27LV1024-20DI AT27LV1024-20JI AT27LV1024-20LI AT27LV1024-20PI AT27LV1024-20VI	40DW6 44J 44LW 40P6 40V	Industrial (-40°C to 85°C)		
250	10	0.02	AT27LV1024-25DC AT27LV1024-25JC AT27LV1024-25LC AT27LV1024-25PC AT27LV1024-25VC	40DW6 44J 44LW 40P6 40V	Commercial (0°C to 70°C)		
250	12	0.02	AT27LV1024-25DI AT27LV1024-25JI AT27LV1024-25LI AT27LV1024-25PI AT27LV1024-25VI	40DW6 44J 44LW 40P6 40V	Industrial (-40°C to 85°C)		

Package Type			
40DW6	40 Lead, 0.600" Wide, Windowed, Ceramic Dual Inline Package (Cerdip)		
44J	44 Lead, Plastic J-Leaded Chip Carrier OTP (PLCC)		
44LW	44 Pad, Windowed, Ceramic Leadless Chip Carrier (LCC)		
40P6	40 Lead, 0.600" Wide, Plastic Dual Inline package OTP (PDIP)		
40V	40 Lead, Plastic Thin Small Outline Package OTP (TSOP) 10 x 14 mm		

3-52

AT27LV1024 \_\_\_\_

■ 1074177 0008103 565 ■