





Absolute Maximum Ratings

Stresses in excess of those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions above those indicated in the operational section of this document is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operational Conditions

Symbol	Parameters/conditions		Max	Units
Vee	Power supply voltage	-5.5	0	V
VDH	Data/clock input voltage level, high level	-1.2	1.2	V
VDL	Data/clock input voltage level, low level	-1.2	1.2	V
Та	Operating temperature range – die	-15	125	°C
Tstg	Storage temperature	-65	150	°C

Symbol	Parameters/conditions	Min.	Тур	Max	Units
Та	Operating temperature range – die	0		85	°C
Vee	Power supply voltage		-5.2		V
VDH	Data/clock input voltage level, high level (single ended)	-0.1	0.25		V
VDL	Data/clock input voltage level, low level (single ended)	-0.6	-0.25		V
Vindc	DC input voltage (with DC-coupled input)	-0.3	0		V
Vipp	Data/clock input voltage level (single-Ended peak to peak)		0.5		V

Electrical Characteristics

1. Electrical characteristics at ambient temperature. 2. In case of single-ended inputs, the unused ones must be tied to Vindc which must be set close to the mean value of the used one. 3. Output change state on input rising edge. 4. Duty cycle 50%. Asymmetrical duty cycle may reduce maximum toggling frequency. 25 Gb/s input working data rate is possible tolerating additional jitter degradations.

Symbol	Parameters	Min	Тур	Max	Units
Vee	Power supply voltage	-5.45	-5.2	-4.85	V
VDH	Data/clock input voltage level, high level (single ended)	-0.5	0.25	0.5	V
VDL	Data/clock input voltage level, low level (single ended)	-1	-0.25	0	V
Vindiffpp	Data/clock input voltage level differential peak to peak	0.50	1.0	1.8	
Vindc	DC input voltage (with DC-coupled input) $^{\scriptscriptstyle (2)}$	-0.75	0	0.25	V
VQH	Data output voltage amplidude high	-0.05	0	0	V
VQL	Data output voltage amplidude low	-0.95	-0.9	-0.85	V
Tr	Output rise time (20% - 80%)		27		ps
Tf	Output fall time (20% - 80%)		24		ps
Tdl	Input to data output delay (3)	125	135	145	ps
FMAx	Clock frequency As a clock divider ⁽⁴⁾	0	12.5	14	GHz

This is an Advanced data sheet. See "Product Status Definitions" on Web site or catalog for product development status.

www.iterrac.com

April 24, 2007 Doc. 4049 Rev 1.0

2

iTerra Communications 2400 Geng Road, Ste. 100, Palo Alto, CA 94303 Phone (650) 424-1937, Fax (650) 424-1938



Electrical						
Characteristics	Symbol	Parameters	Min	Тур	Max	Units
(cont.)	RMAx	Input data rate ⁽⁴⁾	0	12.5	20 (-25)	Gb/s
	RLin	Minimum input return loss (up to 15 GHz)		20		dB
	RLout	Minimum output return loss (up to 15 GHz)		5.5		dB
et4U.com	MPW	Minimum pulse width		40		ps
	Јрр	Peak to peak jitter	7	8	9	ps
	Jrms	RMS jitter		1.3		ps
	lc	Power supply current		136		mA
	Pd	Power dissipation		0.71		W



Die measurement Vee: -5.2 V NRZ input rate: 12.5 Gb/s Single-ended data input: +/-250 mVpp





Vee: -5.2 V + 5% = -4.95 V Clock: 12.5 GHz Single-ended data input: +/-450 mVpp



Test board measurement VEE: -5.2 V RZ input rate: 12.5 Gb/s (duobinary precoder application) Single-ended data input (0,-900 mVpp) DC coupled Left: Time domain (fixed pattern) Right : Eye diagram (PN pattern) Upper signal: RZ input Lower signal: Duobinary precoded output For duobinary use TFF in single-ended input and tune Vindc on unused input.

www.iterrac.com

 This is an Advanced data sheet. See "Product Status Definitions" on Web site or catalog for product development status.

 April 24, 2007 Doc. 4049 Rev 1.0
 3

iTerra Communications 2400 Geng Road, Ste. 100, Palo Alto, CA 94303 Phone (650) 424-1937, Fax (650) 424-1938





2400 Geng Road, Ste. 100, Palo Alto, CA 94303 Phone (650) 424-1937, Fax (650) 424-1938





April 24, 2007 Doc. 4049 Rev 1.0

2400 Geng Road, Ste. 100, Palo Alto, CA 94303 Phone (650) 424-1937, Fax (650) 424-1938