

DESCRIPTION

The HYM584000 is a 4M x 8-bit Fast page mode CMOS DRAM module consisting of eight HY514100 in 20/26 pin SOJ on a 30 pin glass-epoxy printed circuit board. 0.22 μ F decoupling capacitor is mounted for each DRAM. The HYM584000M is a Tin-Lead plated socket type Single In-line Memory Module suitable for easy interchange and addition of 4M byte memory.

FEATURES

- Low power dissipation
 Max. CMOS standby 44.0mW
 Max. TTL standby 88.0mW
 Max. operating

Speed	Power
70	3.96W
80	3.52W

- Single power supply of 5V \pm 10%
- TTL compatible inputs and outputs
- Fast access time


Speed	tRAC	tCAC	tPC
70	70ns	20ns	50ns
80	80ns	25ns	50ns

- Fast page mode operation
- CAS-before-RAS, RAS-only, Hidden refresh
- 1024 refresh cycles / 16ms

PIN DESCRIPTION

RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
A0-A10	Address Input
DQ0-DQ7	Data Input/Output
VCC	Power (+5V)
VSS	Ground


PIN CONNECTION



PIN NAME

#	NAME
1	VCC
2	CAS
3	DQ0
4	A0
5	A1
6	DQ1
7	A2
8	A3
9	Vss
10	DQ2
11	A4
12	A5
13	DQ3
14	A6
15	A7
16	DQ4
17	A8
18	A9
19	A10
20	DQ5
21	WE
22	Vss
23	DQ6
24	NC
25	DQ7
26	NC
27	RAS
28	NC
29	NC
30	VCC

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
TA	Ambient Temperature	0 to 70	°C
TSTG	Storage Temperature	-55 to 150	°C
VIN, VOUT	Voltage on Any Pin Relative to Vss	-1.0 to 7.0	V
VCC	Voltage on VCC Relative to Vss	-1.0 to 7.0	V
Ios	Short Circuit Output Current	50	mA
Pd	Power Dissipation	5.04	W

NOTE : Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

(TA = 0°C to 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VCC	Supply Voltage	4.5	5.0	5.5	V
VIH	Input High Voltage	2.4	-	VCC + 1.0	V
VIL	Input Low Voltage	-1.0	-	0.8	V

NOTE : All voltages are referenced to Vss.

DC CHARACTERISTICS

(TA = 0°C to 70°C, VCC = 5V ± 10%, VSS = 0V, unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS	SPEED	MIN.	MAX.	UNIT	NOTE
I _{LI}	Input Leakage Current (Any Input Pin)	V _{SS} ≤ V _{IN} ≤ V _{CC} + 1.0, All other pins not under test = V _{SS}		-80	80	μA	
I _{LO}	Output Leakage Current (High Impedance State)	V _{SS} ≤ V _{OUT} ≤ V _{CC} , R _{AS} & C _{AS} at V _{IH}		-10	10	μA	
I _{CC1}	V _{CC} Supply Current, Operating	t _{RC} = t _{RC} (min.)	70 80	-	720 640	mA	1,2,3
I _{CC2}	V _{CC} Supply Current, TTL Standby	R _{AS} & C _{AS} at V _{IH} , other inputs ≥ V _{SS}		-	16	mA	
I _{CC3}	V _{CC} Supply Current, R _{AS} -only refresh	t _{RC} = t _{RC} (min.)	70 80	-	720 640	mA	1,3
I _{CC4}	V _{CC} Supply Current, Fast Page mode	t _{PC} = t _{PC} (min.)	70 80	-	560 480	mA	1,2,3
I _{CC5}	V _{CC} Supply Current, CMOS Standby	R _{AS} & C _{AS} ≥ V _{CC} - 0.2V		-	8	mA	
I _{CC6}	V _{CC} Supply Current, C _{AS} -before-R _{AS} refresh	t _{RC} = t _{RC} (min.)	70 80	-	720 640	mA	1,3
V _{OL}	Output Low Voltage	I _{OL} = 4.2mA		-	0.4	V	
V _{OH}	Output High Voltage	I _{OH} = -5mA		2.4	-	V	

NOTE :

1. I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} depend on cycle rate.
2. I_{CC1} and I_{CC4} depend on output loading. Specified values are obtained with the output open.
3. It depends on user whether column address is changed or not at least once while R_{AS} = V_{IL} and C_{AS} = V_{IH}.

AC CHARACTERISTICS

(TA = 0°C to 70°C, VCC = 5V ± 10%, VSS = 0V, unless otherwise noted.) NOTE : 1, 2, 3

#	SYMBOL	PARAMETER	HYM584000M				UNIT	NOTE
			-70		-90			
			MIN.	MAX.	MIN.	MAX.		
1	tRC	Random Read or Write Cycle Time	130	-	150	-	ns	
2	tRPC	RAS to CAS Precharge Time	0	-	0	-	ns	
3	tPC	Fast Page Mode Cycle Time	50	-	50	-	ns	
4	tRHCP	RAS Hold Time from CAS Precharge	40	-	45	-	ns	
5	tRAC	Access Time from RAS	-	70	-	80	ns	4,9,10
6	tCAC	Access Time from CAS	-	20	-	25	ns	4,9
7	tAA	Access Time from Column Address	-	35	-	40	ns	4,10
8	tCPA	Access Time from CAS Precharge	-	45	-	45	ns	4
9	tCLZ	CAS to Output Low Impedance	0	-	0	-	ns	4
10	tOFF	Output Buffer Turn-off Delay	0	20	0	20	ns	5
11	tT	Transition Time (Rise and Fall)	3	50	3	50	ns	3
12	tRP	RAS Precharge Time	50	-	60	-	ns	
13	tRAS	RAS Pulse Width	70	10K	80	10K	ns	
14	tRASP	RAS Pulse Width (Fast Page Mode)	70	200K	80	200K	ns	
15	tRSH	RAS Hold Time	20	-	25	-	ns	
16	tCSH	CAS Hold Time	70	-	80	-	ns	
17	tCAS	CAS Pulse Width	20	10K	25	10K	ns	
18	tRCD	RAS to CAS Delay	20	50	20	55	ns	9
19	tRAD	RAS to Column Address Delay Time	15	35	15	40	ns	10
20	tCRP	CAS to RAS Precharge Time	5	-	5	-	ns	
21	tCP	CAS Precharge Time	10	-	10	-	ns	
22	tASR	Row Address Set-up Time	0	-	0	-	ns	
23	tRAH	Row Address Hold Time	10	-	10	-	ns	
24	tASC	Column Address Set-up Time	0	-	0	-	ns	
25	tCAH	Column Address Hold Time	15	-	15	-	ns	
26	tAR	Column Address Hold Time from RAS	55	-	60	-	ns	
27	tRAL	Column Address to RAS Lead Time	35	-	40	-	ns	
28	tRCS	Read Command Set-up Time	0	-	0	-	ns	
29	tRCH	Read Command Hold Time Referenced to CAS	0	-	0	-	ns	6
30	tRRH	Read Command Hold Time Referenced to RAS	0	-	0	-	ns	6
31	tWCH	Write Command Hold Time	15	-	15	-	ns	
32	tWCR	Write Command Hold Time from RAS	55	-	60	-	ns	
33	tWP	Write Command Pulse Width	15	-	15	-	ns	
34	tRWL	Write Command to RAS Lead Time	20	-	25	-	ns	
35	tCWL	Write Command to CAS Lead Time	20	-	25	-	ns	
36	tDS	Data-In Set-up Time	0	-	0	-	ns	7
37	tDH	Data-In Hold Time	15	-	15	-	ns	7
38	tDHR	Data-In Hold Time Referenced to RAS	55	-	60	-	ns	
39	tREF	Refresh Period (1024 cycles)	-	16	-	16	ms	
40	tWCS	Write Command Set-up Time	0	-	0	-	ns	8

■ 4675088 0001806 2T4 ■

AC CHARACTERISTICS

(continued)

#	SYMBOL	PARAMETER	HYM584000M				UNIT	NOTE
			-70		-90			
			MIN.	MAX.	MIN.	MAX.		
41	tCSR	CAS Set-up Time (CBR Cycle)	10	-	10	-	ns	
42	tCHR	CAS Hold Time (CBR Cycle)	30	-	30	-	ns	
43	tCPT	CAS Precharge Time (CBR Counter Test)	40	-	40	-	ns	
44	tWRP	WE to RAS Precharge Time (CBR Cycle)	10	-	10	-	ns	
45	tWRH	WE to RAS Hold Time (CBR Cycle)	10	-	10	-	ns	

4675088 0001807 130

NOTE :

1. An initial pause of 200 μ s is required after power-up followed by 8 RAS cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS-only refresh cycles are required. The device should be carefully initialized to be prevented from being entered into multi bit test mode.
2. $V_{IH}(\text{min.})$ and $V_{IL}(\text{max.})$ are reference levels for measuring timing of input signals. Transition time is measured between V_{IH} and V_{IL} and assumed to be 5ns for all inputs.
3. Refer to the HY514100 data sheet for detailed information.
4. Measured with a load equivalent to 2 TTL loads and 100pF.
5. $t_{OFF}(\text{max.})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
6. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
7. These parameters are referenced to CAS leading edge in early write cycles.
8. t_{WCS} is not a restrictive operating parameter. It is included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min.})$, the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle.
9. Operation within the $t_{RCD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RCD}(\text{max.})$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\text{max.})$ limit, then access time is controlled by t_{CAC} .
10. Operation within the $t_{RAD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RAD}(\text{max.})$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\text{max.})$ limit, then access time is controlled by t_{AA} .


CAPACITANCE

($T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $f = 1\text{MHz}$, unless otherwise noted.)


SYMBOL	PARAMETER	TYP.	MAX.	UNIT
C_{IN}	Input Capacitance (A0-A10, RAS, CAS, WE)	-	55	pF
C_{DQ}	Data Input/Output Capacitance (DQ0-DQ7)	-	15	pF

TIMING DIAGRAM

READ CYCLE




EARLY WRITE CYCLE




4675088 0001809 T03


FAST PAGE MODE READ CYCLE




FAST PAGE MODE EARLY WRITE CYCLE



RAS-ONLY REFRESH CYCLE




CAS-BEFORE-RAS REFRESH CYCLE



4675088 0001811 661


CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



PACKAGE INFORMATION

30 pin Single In-line Memory Module (M; Tin-Lead plated)

UNIT : INCH(mm)
TOLERANCE : +/-0.005(0.13)



ORDERING INFORMATION

PART NUMBER	SPEED	POWER	PACKAGE	PLATING
HYM584000M	70/80		SIMM	Tin-Lead

■ 4675088 0001815 207 ■