

FEATURES:

- 8K x 16-bit dual port RAM
 - Stand Alone
 - Master Slave
- RAD-PAK® radiation-hardened against natural space radiation
- Total dose hardness:
 - > 100 krad (Si), depending upon space mission
- Excellent Single Event Effects:
 - SEL_{TH} LET = >100 MeV/mg/cm²
 - SEU_{TH} LET = 7 MeV/mg/cm²
- Package:
 - 84 Pin RAD-PAK® quad flat pack
- Separate upper byte and lower byte control for multiplexed bus compatibility
- High speed access time: 35/45 ns
- Expandable to 32 bits or more using master/slave select when cascading
- High speed CMOS technology
 - TTL compatible, single 5V power supply
 - Interrupt flag for port-to-port communication
 - On chip port arbitration logic
 - Asynchronous operation from either port

DESCRIPTION:

Maxwell Technologies' 7025E Dual Port RAM High Speed CMOS® microcircuit features a greater than 100 krad (Si) total dose tolerance, depending upon space mission. The 7025E is designed to be used as a stand-alone 128k-bit Dual Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 32-bit or more word systems. This design results in full-speed, error-free operation without the need for additional discrete logic. The 7025E provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by CS permits the on-chip circuitry of each port to enter a very low standby power mode.

Maxwell Technologies' patented RAD-PAK® packaging technology incorporates radiation shielding in the microcircuit package. It eliminates the need for box shielding while providing the required radiation shielding for a lifetime in orbit or space mission. In a GEO orbit, RAD-PAK provides greater than 100 krad (Si) radiation dose tolerance. This product is available with screening up to Class S.

TABLE 1. 7025E PINOUT DESCRIPTION

| NAMES | LEFT PORT | RIGHT PORT |
|-------------------|---------------------------------------|---------------------------------------|
| Chip Select | \overline{CS}_L | \overline{CS}_R |
| Read/Write Select | $\overline{R/W}_L$ | $\overline{R/W}_R$ |
| Output Select | \overline{OS}_L | \overline{OS}_R |
| Address | AO _L -A12 _L | AO _R -A12 _R |
| Data Input/Output | I/OO _L -I/O15 _L | I/OO _R -I/O15 _R |
| Semaphore Select | \overline{SEM}_L | \overline{SEM}_R |
| Upper Byte Select | \overline{UB}_L | \overline{UB}_R |
| Lower Byte Select | \overline{LB}_L | \overline{LB}_R |
| Interrupt Flag | \overline{INT}_L | \overline{INT}_R |
| Busy Flag | \overline{BUSY}_L | \overline{BUSY}_R |
| | M/S | Master or Slave Select |
| | V _{CC} | Power |
| | GND | Ground |

TABLE 2. 7025E ABSOLUTE MAXIMUM RATINGS

| PARAMETER | SYMBOL | MIN | MAX | UNITS |
|---|------------------|-----------|-----------------------|-------|
| Supply Voltage (Relative to V _{SS}) | V _{CC} | -0.3 | 7.0 | V |
| Operating Temperature Range | T _A | -55 | 125 | °C |
| Input or Output Voltage Applied | -- | GND -0.3V | V _{CC} + 0.3 | V |
| Storage Temperature Range | T _{STG} | -65 | 150 | °C |

TABLE 3. DELTA LIMITS

| PARAMETER | VARIATION |
|--------------------|---------------------------|
| I _{CCOP} | ± 10% AS STATED TABLE 6 |
| I _{CCOP1} | ± 10% AS STATED TABLE 6 |
| I _{CCSB} | ± 10% AS STATED TABLE 6 |
| I _{CCSB1} | ± 10% AS STATED TABLE 6 |

TABLE 4. 7025E RECOMMENDED OPERATING CONDITIONS

| PARAMETER | SYMBOL | MIN | MAX | UNITS |
|-------------------------|------------------------------------|-------------|------------|-------|
| Supply Voltage Positive | V _{CC} | 4.5 | 5.5 | V |
| Input Voltage | V _{IL} V _{IH} | -0.5 2.2 | 0.8 6.0 | V |

TABLE 4. 7025E RECOMMENDED OPERATING CONDITIONS

| PARAMETER | SYMBOL | MIN | MAX | UNITS |
|-----------------------------|---------------|-----|------|-----------------------------|
| Thermal Impedance | Θ_{JC} | -- | 1.02 | $^{\circ}\text{C}/\text{W}$ |
| Operating Temperature Range | T_A | -55 | 125 | $^{\circ}\text{C}$ |

TABLE 5. 7025E CAPACITANCE

| PARAMETER | SYMBOL | MIN | MAX | UNITS |
|---|-----------|-----|-----|-------|
| Input Capacitance: $V_{IN} = 0\text{V}^1$ | C_{IN} | -- | 5 | pF |
| Output Capacitance: $V_{OUT} = 0\text{V}^1$ | C_{OUT} | -- | 7 | pF |

1. Guaranteed by design.

TABLE 6. 7025E DC ELECTRICAL CHARACTERISTICS

($V_{CC} = 5\text{V} \pm 10\%$, $T_A = -55$ TO 125°C UNLESS OTHERWISE)

| PARAMETER | SYMBOL | SUBGROUPS | MIN | MAX | UNITS |
|---|-------------|-----------|-----|----------|---------------|
| Input Leakage Current ¹ | I_{LI} | 1, 2, 3 | -- | ± 10 | μA |
| Output Leakage Current ² | I_{LO} | 1, 2, 3 | -- | ± 10 | μA |
| Standby Supply Current, Both ports TTL level inputs | I_{CCSB} | 1, 2, 3 | -- | 50 | mA |
| -35 -45 | | | -- | 50 | |
| Standby Supply Current, Both ports CMOS level inputs | I_{CCSB1} | 1, 2, 3 | -- | 5 | mA |
| -35 -45 | | | -- | 5 | |
| Operating Supply Current, Both ports Active | I_{CCOP} | 1, 2, 3 | -- | 320 | mA |
| -35 -45 | | | -- | 280 | |
| Operating Supply Current, One Port Active, One Port Standby | I_{CCOP1} | 1, 2, 3 | -- | 190 | mA |
| -35 -45 | | | -- | 180 | |
| Input Low Voltage ³ | V_{IL} | 1, 2, 3 | -- | 0.8 | V |
| Input High Voltage | V_{IH} | | 2.2 | -- | |
| Output Low Voltage ⁴ | V_{OL} | 1, 2, 3 | -- | 0.4 | V |
| Output High Voltage | V_{OH} | | 2.4 | -- | |

1. $V_{CC} = 5.5\text{V}$, $V_{IN} = \text{GND to } V_{CC}$, $CS = V_{IH}$, $V_{OUT} = 0$ to V_{CC} .
2. $V_{CC} = 5.5\text{V}$; $V_{out} = \text{GND to } V_{CC}$
3. $V_{IH} \text{ max} = V_{CC} + 0.3\text{V}$, $V_{IL} \text{ min} = -0.3\text{V}$ or -1V pulse width 50 ns
4. $V_{CC} \text{ min}$, $I_{OL} = 4 \text{ mA}$, $I_{OH} = -4 \text{ mA}$.

TABLE 7. 7025E AC ELECTRICAL CHARACTERISTICS FOR READ CYCLE

($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_A = -55$ TO $125^\circ C$)

| PARAMETER | SYMBOL | SUBGROUPS | MIN | MAX | UNIT |
|---|-----------|-----------|-----|-----|------|
| Read Cycle Time | t_{RC} | 9, 10, 11 | | | ns |
| -35 | | | 35 | -- | |
| -45 | | | 45 | -- | |
| Address Access Time | t_{AA} | 9, 10, 11 | | | ns |
| -35 | | | -- | 35 | |
| -45 | | | -- | 45 | |
| Chip Select Access Time ¹ | t_{ACS} | 9, 10, 11 | | | ns |
| -35 | | | -- | 35 | |
| -45 | | | -- | 45 | |
| Byte Select Access Time ¹ | t_{ABE} | 9, 10, 11 | | | ns |
| -35 | | | -- | 35 | |
| -45 | | | -- | 45 | |
| Output Select to Output Valid | t_{AOE} | 9, 10, 11 | | | ns |
| -35 | | | -- | 20 | |
| -45 | | | -- | 25 | |
| Output Low Z Time ^{2,3} | t_{LZ} | 9, 10, 11 | | | ns |
| -35 | | | 3 | -- | |
| -45 | | | 3 | -- | |
| Output High Z Time ^{2,3} | t_{HZ} | 9, 10, 11 | | | ns |
| -35 | | | -- | 20 | |
| -45 | | | -- | 20 | |
| Chip Enable to Power Up Time ² | t_{PU} | 9, 10, 11 | 0 | -- | ns |
| Chip Disable to Power Up Time ² | t_{PD} | 9, 10, 11 | -- | 50 | ns |
| Semaphore Flag Update Pulse (\overline{OE} or \overline{SEM}) | t_{SOP} | 9, 10, 11 | 15 | -- | ns |

1. To access RAM, $\overline{CS} = V_{IL}$, \overline{UB} or $\overline{LB} = V_{IL}$, $\overline{SEM} = V_{IH}$. To access semaphore, $\overline{CS} = V_{IN}$ and $\overline{SEM} = V_{IL}$. Either condition must be valid for the entire t_{EW} time.
2. Guaranteed by design.
3. Transition is measured ± 500 mV from low or high impedance voltage with load.

TABLE 8. 7025E AC ELECTRICAL CHARACTERISTICS FOR WRITE CYCLE

($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_A = -55$ TO $125^\circ C$)

| PARAMETER | SYMBOL | SUBGROUPS | MIN | MAX | UNIT |
|-------------------------------|----------|-----------|-----|-----|------|
| Write Cycle Time | t_{WC} | 9, 10, 11 | | | ns |
| -35 | | | 35 | -- | |
| -45 | | | 45 | -- | |
| Address Valid to End of Write | t_{AW} | 9, 10, 11 | | | ns |
| -35 | | | 30 | -- | |
| -45 | | | 40 | -- | |

TABLE 8. 7025E AC ELECTRICAL CHARACTERISTICS FOR WRITE CYCLE

($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_A = -55$ TO $125\text{ }^\circ\text{C}$)

| PARAMETER | SYMBOL | SUBGROUPS | MIN | MAX | UNIT |
|--|------------|-----------|----------|----------|------|
| Chip Select to End of Write ¹ -35 -45 | t_{SW} | 9, 10, 11 | 30 40 | -- -- | ns |
| Address Setup Time -35 -45 | t_{AS} | 9, 10, 11 | 0 0 | -- -- | ns |
| Write Pulse Width -35 -45 | t_{WP} | 9, 10, 11 | 30 35 | -- -- | ns |
| Write Recovery Time -35 -45 | t_{WR} | 9, 10, 11 | 0 0 | -- -- | ns |
| Data Valid to End of Write -35 -45 | t_{DW} | 9, 10, 11 | 25 25 | -- -- | ns |
| Output High Z Time ^{2,3} -35 -45 | t_{HZ} | 9, 10, 11 | -- -- | 20 20 | ns |
| Data Hold Time -35 -45 | t_{DH} | 9, 10, 11 | 0 0 | -- -- | ns |
| Write Select to Output in High Z ^{2,3} -35 -45 | t_{WZ} | 9, 10, 11 | -- -- | 20 20 | ns |
| Output Active from End of Write ^{2,3,4} -35 -45 | t_{OW} | 9, 10, 11 | 0 0 | -- -- | ns |
| SEM Flag Write to Read Time -35 -45 | t_{SWRD} | | 10 10 | -- -- | ns |
| SEM Flag Contention Window -35 -45 | t_{SPS} | | 10 10 | -- -- | ns |

1. To access RAM, $\overline{CS} = V_{IL}$, \overline{UB} or $\overline{LB} = V_{IL}$, $\overline{SEM} = V_{IH}$. To access semaphore, $\overline{CS} = V_{IN}$ and $\overline{SEM} = V_{IL}$. Either condition must be valid for the entire t_{EW} time.
2. Guaranteed by design.
3. Transition is measured ± 500 mV from low or high impedance voltage with load.
4. The specification for t_{DH} must be met by the device supplying write data to the RAM under all operating conditions. Although t_{DH} and t_{DW} .

TABLE 9. 7025E AC ELECTRICAL CHARACTERISTICS FOR WRITE MASTER/SLAVE CONFIGURATION
 ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_A = -55$ TO $125\text{ }^\circ\text{C}$)

| PARAMETER | SYMBOL | MIN | MAX | UNIT |
|--|-----------|----------|----------|------|
| For Master Only | | | | |
| BUSY Access Time to Address Match -35 -45 | t_{BAA} | -- -- | 35 35 | ns |
| BUSY Disable Time to Address Not Matched -35 -45 | t_{BDA} | -- -- | 30 30 | ns |
| BUSY Access Time to Chip Select Low -35 -45 | t_{BAC} | -- -- | 30 30 | ns |
| BUSY Disable Time to Chip Select High -35 -45 | t_{BDC} | -- -- | 25 25 | ns |
| Write Pulse to Data Delay ¹ -35 -45 | t_{WDD} | -- -- | 60 70 | ns |
| Write Data Valid to Read Data Delay ¹ -35 -45 | t_{DDD} | -- -- | 45 55 | ns |
| Arbitration Priority Setup Time ² -35 -45 | t_{APS} | 5 5 | -- -- | ns |
| BUSY Disable to Valid Data -35 -45 | t_{BDD} | -- -- | 3 3 | ns |
| For Slave Only | | | | |
| Write to BUSY Input ⁴ | t_{WB} | 0 | -- | ns |
| Write Hold after BUSY ⁵ | t_{WH} | 25 | -- | ns |
| Write Pulse to Data Delay ¹ -35 -45 | t_{WDD} | -- -- | 60 70 | ns |
| Write Data Valid to Read Data Delay ¹ -35 -45 | t_{DDD} | -- -- | 45 55 | ns |

1. Port to port timing delay through RAM cells from writing port to reading port.
2. To ensure that the earlier of the two ports wins.
3. t_{BDD} is a calculated parameter and is the greater of 0, $t_{WDD} - t_{WP}$ (actual) or $t_{DDD} - t_{WD}$ (actual).
4. To ensure that the write cycle is inhibited during contention.
5. To ensure that a write cycle is completed after contention.

TABLE 10. 7025E AC PARAMETERS FOR INTERRUPT TIMING
 ($V_{CC} = 5V \pm 10\%$, $T_A = -55$ TO $125^\circ C$, $f = 1$ MHz)

| PARAMETER | SYMBOL | MIN | MAX | UNITS |
|----------------------|-----------|-----|-----|-------|
| Address Setup Time | t_{AS} | 0 | -- | ns |
| Write Recovery Time | t_{WR} | 0 | -- | ns |
| Interrupt Set Time | t_{INS} | | | ns |
| -35 | | -- | 30 | |
| -45 | | -- | 35 | |
| Interrupt Reset Time | t_{INR} | | | ns |
| -35 | | -- | 30 | |
| -45 | | -- | 35 | |

TABLE 11. 7025E TRUTH TABLE FOR INTERRUPT FLAG CONTROL ¹

| FUNCTION | $\overline{R/W}$ | \overline{CS} | \overline{OS} | A_0-A_{12} | \overline{INT} |
|-------------------------------------|------------------|-----------------|-----------------|--------------|------------------|
| Left Port | | | | | |
| Set right \overline{INT}_L flag | L | L | X | 1FFF | X |
| Reset right \overline{INT}_L flag | X | X | X | X | X |
| Set left \overline{INT}_L flag | X | X | X | X | L ² |
| Reset left \overline{INT}_L flag | X | L | L | 1FFE | H ³ |
| Right Port | | | | | |
| Set right \overline{INT}_R flag | X | X | X | X | L ³ |
| Reset right \overline{INT}_R flag | X | L | L | 1FFF | H ² |
| Set left \overline{INT}_R flag | L | L | X | 1FFE | X |
| Reset left \overline{INT}_R flag | X | X | X | X | X |

1. Assumes $\overline{BUSY}_L = \overline{BUSY}_R = H$.
2. If $\overline{BUSY}_R = L$, then no change.
3. If $\overline{BUSY}_L = L$, then no change.

TABLE 12. 7025E TRUTH TABLE FOR ARBITRATION OPTIONS

| OPTIONS | INPUTS | | | | | OUTPUTS | |
|-------------------|-----------------|-----------------|-----------------|------------------|------------------|-------------------|------------------|
| | \overline{CS} | \overline{UB} | \overline{LB} | $\overline{M/S}$ | \overline{SEM} | \overline{BUSY} | \overline{INT} |
| Busy Logic Master | L | X | L | H | H | Output Signal | -- |
| | L | L | X | H | H | | |
| Busy Logic Slave | L | X | L | L | H | Input Signal | -- |
| | L | L | X | L | H | | |
| Interrupt Logic | L | X | L | X | H | -- | Output Signal |
| | L | L | X | X | H | | |
| Semaphore Logic | H | X | X | H | L | H HI-Z | -- |
| | H | X | X | L | L | | |

TABLE 13. 7025E NON-CONTENTION READ/WRITE CONTROL

| INPUTS ¹ | | | | | | OUTPUTS | | MODE |
|---------------------|-----------------|-----------------|-----------------|-----------------|------------------|------------|-----------|--------------------------------------|
| \overline{CS} | \overline{RW} | \overline{OE} | \overline{UB} | \overline{LB} | \overline{SEM} | I/O8-I/O15 | I/O0-I/O7 | |
| H | X | X | X | X | H | HI-Z | HI-Z | Deselected power down |
| X | X | X | H | H | H | HI-Z | HI-Z | Both bytes deselected: Power down |
| L | L | X | L | H | H | DATAIN | HI-Z | Write to upper byte only |
| L | L | X | H | L | H | HI-Z | DATAIN | Write to lower byte only |
| L | L | X | L | L | H | DATAIN | DATAIN | Write to both bytes |
| L | H | L | L | H | H | DATAOUT | HI-Z | Read upper byte only |
| L | H | L | H | L | H | HI-Z | DATAOUT | Read lower byte only |
| L | H | L | L | L | H | DATAOUT | DATAOUT | Read both bytes |
| X | X | H | X | X | X | HI-Z | HI-Z | Outputs disabled |

1. AO_L - A12_L ≠ AO_R-A12_R.

TABLE 14. 7025E SEMAPHORE READ/WRITE CONTROL ¹

| INPUTS | | | | | | OUTPUTS | | MODE |
|-----------------|------------------|-----------------|-----------------|-----------------|------------------|------------|-----------|--------------------------------|
| \overline{CS} | $\overline{R/W}$ | \overline{OE} | \overline{UB} | \overline{LB} | \overline{SEM} | I/O8-I/O15 | I/O0-I/O7 | |
| H | H | L | X | X | L | DATAOUT | DATAOUT | Read data in semaphore flag |
| X | H | L | H | H | L | DATAOUT | DATAOUT | Read data in semaphore flag |
| H | | X | X | X | L | DATAIN | DATAIN | Write DinO into semaphore flag |
| X | | X | H | H | L | DATAIN | DATAIN | Write DinO into semaphore flag |
| L | X | X | L | X | L | -- | -- | Not allowed |
| L | X | X | X | L | L | -- | -- | Not allowed |

1. $AO_L - A12_L \neq AO_R - A12_R$.

FIGURE 1. TIMING WAVEFORM OF READ CYCLE No. 1, EITHER SIDE^{1,2,3}





FIGURE 2. TIMING WAVEFORM OF READ CYCLE No. 2, EITHER SIDE^{1,4,5}



1. $\overline{F\overline{W}}$ is high for read cycles.
2. Device is continuously enabled, $\overline{CS} = V_{IL}$, \overline{UB} or $\overline{LB} = V_{L}$. This waveform cannot be used for semaphore reads.
3. $\overline{CE} = V_{IL}$.
4. Addresses valid prior to or coincident with \overline{CS} transition.
5. To access RAM, $\overline{CS} = V_{L}$, \overline{UB} or $\overline{LB} = V_{IL}$, $\overline{SEM} = V_{IH}$. To access semaphore, $\overline{CS} = V_{IH}$, $\overline{SEM} = V_{IL}$.

FIGURE 3. TIMING WAVEFORM OF READ CYCLE NO. 3, EITHER SIDE^{1,3,4,5}






FIGURE 4. TIMING WAVEFORM OF READ WITH \overline{BUSY} ^{2,3,4} (FOR MASTER)



1. To ensure math, the earlier of the two ports wins.
2. Write cycle parameters should be adhered to, to ensure proper writing.
3. Device is continuously enable for both ports.
4. $\overline{OE} = L$ for the reading port.

FIGURE 5. TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT ^{1,2,3} (FOR SLAVE ONLY)



- 1. Assume $\overline{\text{BUSY}}$ Input = H or the writing port, and $\overline{\text{OE}} = \text{L}$ for the reading port.
- 2. Write cycle parameters should be adhered to, to ensure proper writing.
- 3. Device is continuously enable for both ports.

FIGURE 6. TIMING WAVEFORM OF WRITE CYCLE No. 1, R/W CONTROLLED TIMING^{1,2,3,7}




FIGURE 7. TIMING WAVEFORM OF WRITE CYCLE No. 2, \overline{CS} CONTROLLED TIMING 1,2,3,5





FIGURE 8. TIMING WAVEFORM OF WRITE WITH \overline{BUSY} (FOR SLAVE)



1. $\overline{R/W}$ must be high during all address transitions.
2. A write occurs during the overlap (t_{SW} to t_{WF}) of a low \overline{CS} or \overline{SEM} and a low $\overline{R/W}$.
3. T_{WF} is measured from the earlier of \overline{CS} or $\overline{R/W}$ (or \overline{SEM} or $\overline{R/W}$) going high to the end of write cycle.
4. During this period, the I/O pins are in the output state, and input signals must not be applied.
5. If the \overline{CS} or \overline{SEM} low transition occurs simultaneously with or after the $\overline{R/W}$ low transition, the outputs remain in the high impedance state.
6. Transitions measured = 500 mV from steady state with a 5 pF load (including scope and jig). This parameter is sample and not 100% tested.
7. If \overline{OE} is low during a $\overline{R/W}$ controlled write cycle, the write pulse width must be the larger of two or ($t_{WZ} + t_{DW}$) to allow the I/O driver to turn off and data to be placed on the bus for the required t_{DW} . If \overline{OE} is high during an $\overline{R/W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .
8. To access RAM, $\overline{CS} = V_{IL}$, $\overline{SEM} = V_{IH}$.
9. To access upper byte, $\overline{CS} = V_{IL}$, $\overline{UB} = V_{IL}$, $\overline{SEM} = V_{IH}$.
To access lower byte, $\overline{CS} = V_{IL}$, $\overline{LB} = V_{IL}$, $\overline{SEM} = V_{IH}$.

FIGURE 9. TIMING WAVEFORM OF CONTENTION CYCLE No. 1, \overline{CS} ARBITRATION (FOR MASTER)





FIGURE 10. TIMING WAVEFORM OF CONTENTION CYCLE No. 2, ADDRESS VALID ARBITRATION (FOR MASTER ONLY) ¹








FIGURE 11. WAVEFORM OF INTERRUPT TIMING ¹




1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. See interrupt truth table.
3. Timing depends on which enable signal is asserted last.
4. Timing depends on which enable signal is de-asserted first.

FIGURE 12. 32-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS




1. No arbitration in Master/Slave. $\overline{\text{BUSY}} - \text{IN}$ inhibits write in Master/Slave.

FIGURE 13. TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE ¹




1. $\overline{\text{CS}} = V_{\text{IH}}$ for the duration of the above timing (both write and read cycle).

FIGURE 14. TIMING WAVEFORM OF SEMAPHORE CONTENTION 1,3,4



1. $D_{OR} = D_{OL} = V_{IL}$, $\overline{CS}_R = \overline{CS}_L = V_{IH}$, semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. Either side "A" = left and side "B" = right, or side "A" = right and side "B" = left.
3. This parameter is measured from the point where R/W_A or \overline{SEM}_A goes high until R/W_B or \overline{SEM}_B goes high.
4. If t_{SPS} is violated, the semaphore will fall positively to one side or the other, but there is no guaranty which side will obtain the flag.



84 PIN RAD-PAK® FLAT PACKAGE

| SYMBOL | DIMENSION | | |
|--------|-----------|-------|-------|
| | MIN | NOM | MAX |
| A | 0.163 | 0.176 | 0.189 |
| A1 | 0.113 | 0.123 | 0.133 |
| b | 0.006 | 0.010 | 0.014 |
| c | 0.004 | 0.006 | 0.010 |
| D | 0.635 | 0.650 | 0.665 |
| D1 | 0.500 BSC | | |
| e | 0.025 BSC | | |
| S1 | 0.013 | 0.070 | -- |
| F1 | 0.540 | 0.545 | 0.550 |
| F2 | 0.415 | 0.420 | 0.425 |
| F3 | 0.412 | 0.415 | 0.418 |
| F4 | 0.560 | 0.565 | 0.570 |
| L | -- | 1.620 | 1.635 |
| L1 | 1.595 | 1.600 | 1.615 |
| L2 | 0.940 | 0.950 | 0.960 |
| N | 84 | | |

Q84-01

Note: All dimensions in inches

Important Notice:

These data sheets are created using the chip manufacturers published specifications. Maxwell Technologies verifies functionality by testing key parameters either by 100% testing, sample testing or characterization.

The specifications presented within these data sheets represent the latest and most accurate information available to date. However, these specifications are subject to change without notice and Maxwell Technologies assumes no responsibility for the use of this information.

Maxwell Technologies' products are not authorized for use as critical components in life support devices or systems without express written approval from Maxwell Technologies.

Any claim against Maxwell Technologies must be made within 90 days from the date of shipment from Maxwell Technologies. Maxwell Technologies' liability shall be limited to replacement of defective parts.