# M36W0R6050T0
# M36W0R6050B0

## 64 Mbit (4Mb x16, Multiple Bank, Burst) Flash Memory and 32 Mbit (2Mb x16) PSRAM, Multi-Chip Package

## FEATURES SUMMARY

- **MULTI-CHIP PACKAGE**
  - 1 die of 64 Mbit (4Mb x 16) Flash Memory
  - 1 die of 32 Mbit (2Mb x 16) Pseudo SRAM
- **SUPPLY VOLTAGE**
  - $V_{DDF} = V_{CCP} = V_{DDQ}$ = 1.7V to 1.95V
- **LOW POWER CONSUMPTION**
- **ELECTRONIC SIGNATURE**
  - Manufacturer Code: 20h
  - Device Code (Top Flash Configuration), M36W0R6050T0: 8810h
  - Device Code (Bottom Flash Configuration), M36W0R6050B0: 8811h
- **PACKAGE**
  - Compliant with Lead-Free Soldering Processes
  - Lead-Free Versions

**FLASH MEMORY**

- **PROGRAMMING TIME**
  - 8µs by Word typical for Fast Factory Program
  - Double/Quadruple Word Program option
  - Enhanced Factory Program options
- **MEMORY BLOCKS**
  - Multiple Bank Memory Array: 4 Mbit Banks
  - Parameter Blocks (Top location)
- **SYNCHRONOUS / ASYNCHRONOUS READ**
  - Synchronous Burst Read mode: 66MHz
  - Asynchronous/ Synchronous Page Read mode
  - Random Access: 70ns
- **DUAL OPERATIONS**
  - Program Erase in one Bank while Read in others
  - No delay between Read and Write operations
- **BLOCK LOCKING**
  - All blocks locked at Power-up
  - Any combination of blocks can be locked
  - $\overline{WP}_F$ for Block Lock-Down

**Figure 1. Package**



Stacked TFBGA88 (ZAQ)
8 x 10mm

- **SECURITY**
  - 128-bit user programmable OTP cells
  - 64-bit unique device number
- **COMMON FLASH INTERFACE (CFI)**
- **100,000 PROGRAM/ERASE CYCLES per BLOCK**

**PSRAM**

- **ACCESS TIMES: 85ns**
- **LOW STANDBY CURRENT: 100µA**
- **DEEP POWER DOWN CURRENT: 10µA**
- **BYTE CONTROL: $\overline{UB}_P/\overline{LB}_P$**
- **PROGRAMMABLE PARTIAL ARRAY**
- **TRI-STATE COMMON I/O**
- **8 WORD PAGE ACCESS CAPABILITY: 25ns**
- **PARTIAL POWER-DOWN MODES**
  - Deep Power-Down
  - 4 Mbit Partial Power-Down
  - 8 Mbit Partial Power-Down
  - 16 Mbit Partial Power-Down

December 2004

# TABLE OF CONTENTS

## SUMMARY DESCRIPTION

The M36W0R6050T0 and M36W0R6050B0 combine two memory devices in a Multi-Chip Package: a 64-Mbit, Multiple Bank Flash memory, the M58WR064FT/B, and a 32-Mbit Pseudo SRAM, the M69AR048B. Recommended operating conditions do not allow more than one memory to be active at the same time.

The memory is offered in a Stacked TFBGA88 (8 x 10mm, 8x10 ball array, 0.8mm pitch) package.

In addition to the standard version, the packages are also available in Lead-free version, in compliance with JEDEC Std J-STD-020B, the ST ECO-PACK 7191395 Specification, and the RoHS (Restriction of Hazardous Substances) directive.

All packages are compliant with Lead-free soldering processes.

The memory is supplied with all the bits erased (set to '1').

**Figure 2. Logic Diagram**



AI09378

**Table 1. Signal Names**

| A0-A20 | Common Address Inputs |
|---|---|
| DQ0-DQ15 | Common Data Input/Output |
| $V_{DDF}$ | Flash Memory Power Supply |
| $V_{DDQ}$ | Common Flash and PSRAM Power Supply for I/O Buffers |
| $V_{PPF}$ | Common Flash Optional Supply Voltage for Fast Program & Erase |
| $V_{SS}$ | Ground |
| $V_{CCP}$ | PSRAM Power Supply |
| NC | Not Connected Internally |
| DU | Do Not Use as Internally Connected |
| **Flash Memory** | |
| A21 | Address Input for the Flash memory only |
| $\overline{L}_F$ | Latch Enable input |
| $\overline{E}_F$ | Chip Enable input |
| $\overline{G}_F$ | Output Enable input |
| $\overline{W}_F$ | Write Enable input |
| $\overline{RP}_F$ | Reset input |
| $\overline{WP}_F$ | Write Protect input |
| $K_F$ | Burst Clock |
| $WAIT_F$ | Wait Data in Burst Mode |
| **PSRAM** | |
| $\overline{E1}_P$ | Chip Enable input |
| $\overline{G}_P$ | Output Enable input |
| $\overline{W}_P$ | Write Enable input |
| $E2_P$ | Power-down input |
| $\overline{UB}_P$ | Upper Byte Enable input |
| $\overline{LB}_P$ | Lower Byte Enable input |

**Figure 3. TFBGA Connections (Top view through package)**



|   | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
|---|---|---|---|---|---|---|---|---|
| A | DU | DU |   |   |   |   | DU | DU |
| B | A4 | A18 | A19 | $V_{SS}$ | $V_{DDF}$ | NC | A21 | A11 |
| C | A5 | $\overline{LB}_P$ | NC | $V_{SS}$ | NC | $K_F$ | NC | A12 |
| D | A3 | A17 | NC | $V_{PPF}$ | $\overline{W}_P$ | $\overline{E}_P$ | A9 | A13 |
| E | A2 | A7 | NC | $\overline{WP}_F$ | $\overline{L}_F$ | A20 | A10 | A15 |
| F | A1 | A6 | $\overline{UB}_P$ | $\overline{RP}_F$ | $\overline{W}_F$ | A8 | A14 | A16 |
| G | A0 | DQ8 | DQ2 | DQ10 | DQ5 | DQ13 | $WAIT_F$ | NC |
| H | $\overline{G}_P$ | DQ0 | DQ1 | DQ3 | DQ12 | DQ14 | DQ7 | NC |
| J | NC | $\overline{G}_F$ | DQ9 | DQ11 | DQ4 | DQ6 | DQ15 | $V_{DDQ}$ |
| K | $\overline{E}_F$ | NC | NC | NC | $V_{DDP}$ | NC | $V_{DDQ}$ | $E2_P$ |
| L | $V_{SS}$ | $V_{SS}$ | $V_{DDQ}$ | $V_{DDF}$ | $V_{SS}$ | $V_{SS}$ | $V_{SS}$ | $V_{SS}$ |
| M | DU | DU |   |   |   |   | DU | DU |

AI08525

## SIGNAL DESCRIPTIONS

See Figure 2., Logic Diagram and Table 1., Signal Names, for a brief overview of the signals connected to this device.

**Address Inputs (A0-A20).** Addresses A0-A20 are common inputs for the Flash Memory and PSRAM components. The Address Inputs select the cells in the memory array to access during Bus Read operations. During Bus Write operations they control the commands sent to the Command Interface of the Flash memory Program/Erase Controller, and they select the cells to access In the PSRAM.

The Flash memory is accessed through the Chip Enable signal ($\overline{E}_F$) and through the Write Enable ($\overline{W}_F$) signal, while the PSRAM is accessed through two Chip Enable signals ($\overline{E1}_P$ and $E2_P$) and the Write Enable signal ($\overline{W}_P$).

**Address Input (A21).** Address A21 is an input for the Flash memory component only. The Flash memory is accessed through the Chip Enable signal ($\overline{E}_F$) and through the Write Enable ($\overline{W}_F$) signal.

**Data Input/Output (DQ0-DQ15).** In the Flash memory the Data I/O output the data stored at the selected address during a Bus Read operation or input a command or the data to be programmed during a Write Bus operation.

In the PSRAM, the Upper Byte Data Inputs/Outputs, DQ8-DQ15, carry the data to or from the upper part of the selected address during a Write or Read operation, when Upper Byte Enable ($\overline{UB}_P$) is driven Low.

The Lower Byte Data Inputs/Outputs, DQ0-DQ7, carry the data to or from the lower part of the selected address during a Write or Read operation, when Lower Byte Enable ($\overline{LB}_P$) is driven Low.

**Flash Chip Enable ($\overline{E}_F$).** The Chip Enable inputs activate the memory control logics, input buffers, decoders and sense amplifiers. When Chip Enable is Low, $V_{IL}$, and Reset is High, $V_{IH}$, the device is in active mode. When Chip Enable is at $V_{IH}$ the Flash memory is deselected, the outputs are high impedance and the power consumption is reduced to the standby level.

**Flash Output Enable ($\overline{G}_F$).** The Output Enable pins control data outputs during Flash memory Bus Read operations.

**Flash Write Enable ($\overline{W}_F$).** The Write Enable controls the Bus Write operation of the Flash memories' Command Interface. The data and address inputs are latched on the rising edge of Chip Enable or Write Enable whichever occurs first.

**Flash Write Protect ($\overline{WP}_F$).** Write Protect is an input that gives an additional hardware protection for each block. When Write Protect is Low, $V_{IL}$, Lock-Down is enabled and the protection status of the Locked-Down blocks cannot be changed. When Write Protect is at High, $V_{IH}$, Lock-Down is disabled and the Locked-Down blocks can be locked or unlocked. (Refer to Lock Status Table in M58WR064F($\overline{T/B}$) datasheet).

**Flash Reset ($\overline{RP}_F$).** The Reset input provides a hardware reset of the memory. When Reset is at $V_{IL}$, the memory is in Reset mode: the outputs are high impedance and the current consumption is reduced to the Reset Supply Current $I_{DD2}$. Refer to Table 6., Flash Memory DC Characteristics - Currents, for the value of $I_{DD2}$. After Reset all blocks are in the Locked state and the Configuration Register is reset. When Reset is at $V_{IH}$, the device is in normal operation. Exiting Reset mode the device enters Asynchronous Read mode, but a negative transition of Chip Enable or Latch Enable is required to ensure valid data outputs.

The Reset pin can be interfaced with 3V logic without any additional circuitry. It can be tied to $V_{RPH}$ (refer to Table 7., Flash Memory DC Characteristics - Voltages).

**Flash Latch Enable ($\overline{L}_F$).** Latch Enable latches the address bits on its rising edge. The address latch is transparent when Latch Enable is Low, $V_{IL}$, and it is inhibited when Latch Enable is High, $V_{IH}$. Latch Enable can be kept Low (also at board level) when the Latch Enable function is not required or supported.

**Flash Clock ($K_F$).** The Clock input synchronizes the Flash memory to the microcontroller during synchronous read operations; the address is latched on a Clock edge (rising or falling, according to the configuration settings) when Latch Enable is at $V_{IL}$. Clock is don't care during Asynchronous Read and in write operations.

**Flash Wait ($\overline{WAIT}_F$).** WAIT is a Flash output signal used during Synchronous Read to indicate whether the data on the output bus are valid. This output is high impedance when Flash Chip Enable is at $V_{IH}$ or Flash Reset is at $V_{IL}$. It can be configured to be active during the wait cycle or one clock cycle in advance. The $WAIT_F$ signal is not gated by Output Enable.

**PSRAM Chip Enable ($\overline{E1}_P$).** When asserted (Low), the Chip Enable, $\overline{E1}_P$, activates the memory state machine, address buffers and decoders, allowing Read and Write operations to be performed. When de-asserted (High), all other pins are ignored, and the device is put, automatically, in low-power Standby mode.

**PSRAM Chip Enable ($E2_P$).** The Chip Enable, $E2_P$, puts the device in Deep Power-down mode when it is driven Low. Deep Power-down mode is the lowest power mode.

**PSRAM Output Enable ($\overline{G}_P$).** The Output Enable, $\overline{G}_P$, provides a high speed tri-state control, allowing fast read/write cycles to be achieved with the common I/O data bus.

**PSRAM Write Enable ($\overline{W}_P$).** The Write Enable, $\overline{W}_P$, controls the Bus Write operation of the device.

**PSRAM Upper Byte Enable ($\overline{UB}_P$).** The Upper Byte Enable, $\overline{UB}_P$, gates the data on the Upper Byte Data Inputs/Outputs (DQ8-DQ15) to or from the upper part of the selected address during a Write or Read operation.

**PSRAM Lower Byte Enable ($\overline{LB}_P$).** The Lower Byte Enable, $\overline{LB}_P$, gates the data on the Lower Byte Data Inputs/Outputs (DQ0-DQ7) to or from the lower part of the selected address during a Write or Read operation.

**$V_{DDF}$ Supply Voltage.** $V_{DDF}$ provides the power supply to the internal core of the Flash memory component. It is the main power supplies for all Flash memory operations (Read, Program and Erase).

**$V_{CCP}$ Supply Voltage.** The $V_{CCP}$ Supply Voltage supplies the power for all operations (Read or Write) and for driving the refresh logic, even when the device is not being accessed.

**$V_{DDQ}$ Supply Voltage.** $V_{DDQ}$ provides the power supply for the Flash Memory and PSRAM I/O pins. This allows all Outputs to be powered independently of the Flash Memory and PSRAM core power supplies: $V_{DDF}$ and $V_{CCP}$, respectively.

**$V_{PPF}$ Program Supply Voltage.** $V_{PPF}$ is both a Flash Memory control input and a Flash Memory power supply pin. The two functions are selected by the voltage range applied to the pin.

If $V_{PPF}$ is kept in a low voltage range (0V to $V_{DDQ}$) $V_{PPF}$ is seen as a control input. In this case a voltage lower than $V_{PPLKF}$ gives an absolute protection against Program or Erase, while $V_{PPF} > V_{PP1F}$ enables these functions (see Table 6. and Table 7., DC Characteristics for the relevant values). $V_{PPF}$ is only sampled at the beginning of a Program or Erase; a change in its value after the operation has started does not have any effect and Program or Erase operations continue.

If $V_{PPF}$ is in the range of $V_{PPHF}$ it acts as a power supply pin. In this condition $V_{PPF}$ must be stable until the Program/Erase algorithm is completed.

**$V_{SS}$ Ground.** $V_{SS}$ is the common ground reference for all voltage measurements in the Flash (core and I/O Buffers) and PSRAM chips.

**Note: Each Flash memory device in a system should have its supply voltage ($V_{DDF}$) and the program supply voltage $V_{PPF}$ decoupled with a 0.1µF ceramic capacitor close to the pin (high frequency, inherently low inductance capacitors should be as close as possible to the package). See Figure 6., AC Measurement Load Circuit. The PCB track widths should be sufficient to carry the required $V_{PPF}$ program and erase currents.**

## FUNCTIONAL DESCRIPTION

The Flash memory and PSRAM components have separate power supplies but share the same grounds. They are distinguished by three Chip Enable inputs: $\overline{E}_F$ for the Flash memory and $\overline{E1}_P$ and $E2_P$ for the PSRAM.

Recommended operating conditions do not allow more than one device to be active at a time. The most common example is simultaneous read operations on one of the Flash and the PSRAM which would result in a data bus contention. Therefore it is recommended to put the other devices in the high impedance state when reading the selected device.

**Figure 4. Functional Block Diagram**

**Table 2. Main Operating Modes**

| Operation | $\overline{E}_F$ | $\overline{G}_P$ | $\overline{W}_P$ | $\overline{L}_F$ | $\overline{RP}_F$ | WAIT$_F$[4] | $\overline{E1}_P$ | $\overline{E2}_P$ | $\overline{G}_P$ | $\overline{W}_P$ | $\overline{UB}_P$ | $\overline{LB}_P$ | DQ15-DQ0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Flash Read | $V_{IL}$ | $V_{IL}$ | $V_{IH}$ | $V_{IL(2)}$ | $V_{IH}$ | | PSRAM must be disabled | | | | | | Flash Data Out |
| Flash Write | $V_{IL}$ | $V_{IH}$ | $V_{IL}$ | $V_{IL(2)}$ | $V_{IH}$ | | | | | | | | Flash Data In |
| Flash Address Latch | $V_{IL}$ | X | $V_{IH}$ | $V_{IL}$ | $V_{IH}$ | | | | | | | | Flash Data Out or Hi-Z [3] |
| Flash Output Disable | $V_{IL}$ | $V_{IH}$ | $V_{IH}$ | X | $V_{IH}$ | | Any PSRAM mode is allowed | | | | | | Flash Hi-Z |
| Flash Standby | $V_{IH}$ | X | X | X | $V_{IH}$ | Hi-Z | | | | | | | Flash Hi-Z |
| Flash Reset | X | X | X | X | $V_{IL}$ | Hi-Z | | | | | | | Flash Hi-Z |
| PSRAM Read[6] | Flash memory must be disabled | | | | | | $V_{IL}$ | $V_{IH}$ | $V_{IL}$ | $V_{IH}$ | $V_{IL}$ | $V_{IL}$ | PSRAM data out |
| PSRAM Write[6] | | | | | | | $V_{IL}$ | $V_{IH}$ | $V_{IH}$ | $V_{IL}$ | $V_{IL}$ | $V_{IL}$ | PSRAM data in |
| Output Disable | Any Flash memory mode is allowed. | | | | | | $V_{IL}$ | $V_{IH}$ | $V_{IH}$ | $V_{IH}$ | X | X | PSRAM Hi-Z |
| PSRAM Standby | | | | | | | $V_{IH}$ | $V_{IH}$ | X | X | X | X | PSRAM Hi-Z |
| PSRAM Power-Down[5] | | | | | | | X | $V_{IL}$ | X | X | X | X | PSRAM Hi-Z |

Note: 1. X = Don't care.
2. $\overline{L}_F$ can be tied to $V_{IH}$ if the valid address has been previously latched.
3. Depends on $\overline{G}_F$.
4. WAIT signal polarity is configured using the Set Configuration Register command. Refer to M58WR064F(T/B) datasheet for details.
5. Power Down mode can be entered from Standby state and all DQ pins are in High-Z state. The Power-Down current and data retention depend on the selection of the Power Down programming.
6. Should not be kept in this logic condition for a period longer than 1µs.

## FLASH MEMORY DEVICE

The M36W0R6050T0 and M36W0R6050B0 contain a 64Mbit Flash memory. For detailed information on how to use it, see the M58WR064F(T/B) datasheet which is available from the internet site *http://www.st.com* or from your local STMicroelectronics distributor.

## PSRAM DEVICE

The M36W0R6050T0 and M36W0R6050B0 contain a 32 Mbit PSRAM. For detailed information on how to use it, see the M69AR048B datasheet which is available from the internet site *http://www.st.com* or from your local STMicroelectronics distributor.

## MAXIMUM RATING

Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

**Table 3. Absolute Maximum Ratings**

| Symbol | Parameter | Value | | Unit |
|--------|-----------|-------|-----|------|
| | | Min | Max | |
| $T_A$ | Ambient Operating Temperature | –30 | 85 | °C |
| $T_{BIAS}$ | Temperature Under Bias | –40 | 125 | °C |
| $T_{STG}$ | Storage Temperature | –55 | 125 | °C |
| $T_{LEAD}$ | Lead Temperature during Soldering | | (1) | °C |
| $V_{IO}$ | Input or Output Voltage | –0.5 | $V_{DDQ}$+0.6 | V |
| $V_{DDF}$ | Flash Memory Core Supply Voltage | –0.2 | 2.45 | V |
| $V_{DDQ}$ | Input/Output Supply Voltage | –0.2 | 2.45 | V |
| $V_{CCP}$ | PSRAM Supply Voltage | –0.2 | 3.3 | V |
| $V_{PPF}$ | Flash Memory Program Voltage | –0.2 | 14 | V |
| $I_O$ | Output Short Circuit Current | | 100 | mA |
| $t_{VPPFH}$ | Time for $V_{PPF}$ at $V_{PPH}$ | | 100 | hours |

Note: 1. Compliant with the JEDEC Std J-STD-020B (for small body, Sn-Pb or Pb assembly), the ST ECOPACK[®] 7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU.

# DC AND AC PARAMETERS

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measurement Conditions summarized in Table 4., Operating and AC Measurement Conditions. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

**Table 4. Operating and AC Measurement Conditions**

| Parameter | Flash Memory | | PSRAM | | Unit |
|---|---|---|---|---|---|
| | Min | Max | Min | Max | |
| $V_{DDF}$ Supply Voltage | 1.7 | 1.95 | – | – | V |
| $V_{CCP}$ Supply Voltage | – | – | 1.7 | 1.95 | V |
| $V_{DDQ}$ Supply Voltage | 1.7 | 1.95 | – | – | V |
| $V_{PPF}$ Supply Voltage (Factory environment) | 11.4 | 12.6 | – | – | V |
| $V_{PPF}$ Supply Voltage (Application environment) | –0.4 | $V_{DDQ}$ +0.4 | – | – | V |
| Ambient Operating Temperature | –40 | 85 | –30 | 85 | °C |
| Load Capacitance ($C_L$) | 30 | | 50 | | pF |
| Input Rise and Fall Times | | 5 | | 4 | ns |
| Input Pulse Voltages | 0 to $V_{DDQ}$ | | 0 to $V_{CCP}$ | | V |
| Input and Output Timing Ref. Voltages | $V_{DDQ}/2$ | | $V_{CCP}/2$ | | V |

**Figure 5. AC Measurement I/O Waveform**



**Figure 6. AC Measurement Load Circuit**



**Table 5. Device Capacitance**

| Symbol | Parameter | Test Condition | Min | Max | Unit |
|---|---|---|---|---|---|
| $C_{IN}$ | Input Capacitance | $V_{IN} = 0V$ | | 12 | pF |
| $C_{OUT}$ | Output Capacitance | $V_{OUT} = 0V$ | | 15 | pF |

Note: Sampled only, not 100% tested.

### Table 6. Flash Memory DC Characteristics - Currents

| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|
| $I_{LI}$ | Input Leakage Current | $0V \leq V_{IN} \leq V_{DDQ}$ | | | ±1 | µA |
| $I_{LO}$ | Output Leakage Current | $0V \leq V_{OUT} \leq V_{DDQ}$ | | | ±1 | µA |
| $I_{DD1}$ | Supply Current Asynchronous Read (f=6MHz) | $\overline{E}_F = V_{IL}$, $\overline{G}_F = V_{IH}$ | | 3 | 6 | mA |
| | Supply Current Synchronous Read (f=54MHz) | 4 Word | | 7 | 16 | mA |
| | | 8 Word | | 10 | 18 | mA |
| | | 16 Word | | 12 | 22 | mA |
| | | Continuous | | 13 | 25 | mA |
| | Supply Current Synchronous Read (f=66MHz) | 4 Word | | 8 | 17 | mA |
| | | 8 Word | | 11 | 20 | mA |
| | | 16 Word | | 14 | 25 | mA |
| | | Continuous | | 16 | 30 | mA |
| $I_{DD2}$ | Supply Current (Reset) | $\overline{RP}_F = V_{SS} \pm 0.2V$ | | 10 | 50 | µA |
| $I_{DD3}$ | Supply Current (Standby) | $\overline{E}_F = V_{DDF} \pm 0.2V$ | | 10 | 50 | µA |
| $I_{DD4}$ | Supply Current (Automatic Standby) | $\overline{E}_F = V_{IL}$, $\overline{G}_F = V_{IH}$ | | 10 | 50 | µA |
| $I_{DD5}$ [1] | Supply Current (Program) | $V_{PPF} = V_{PPH}$ | | 8 | 15 | mA |
| | | $V_{PPF} = V_{DDF}$ | | 10 | 20 | mA |
| | Supply Current (Erase) | $V_{PPF} = V_{PPH}$ | | 8 | 15 | mA |
| | | $V_{PPF} = V_{DDF}$ | | 10 | 20 | mA |
| $I_{DD6}$ [1,2] | Supply Current (Dual Operations) | Program/Erase in one Bank, Asynchronous Read in another Bank | | 13 | 26 | mA |
| | | Program/Erase in one Bank, Synchronous Read in another Bank | | 23 | 45 | mA |
| $I_{DD7}$ [1] | Supply Current Program/ Erase Suspended (Standby) | $\overline{E}_F = V_{DDF} \pm 0.2V$ | | 10 | 50 | µA |
| $I_{PP1}$ [1] | $V_{PPF}$ Supply Current (Program) | $V_{PPF} = V_{PPH}$ | | 2 | 5 | mA |
| | | $V_{PPF} = V_{DDF}$ | | 0.2 | 5 | µA |
| | $V_{PPF}$ Supply Current (Erase) | $V_{PPF} = V_{PPH}$ | | 2 | 5 | mA |
| | | $V_{PPF} = V_{DDF}$ | | 0.2 | 5 | µA |
| $I_{PP2}$ | $V_{PPF}$ Supply Current (Read) | $V_{PPF} \leq V_{DDF}$ | | 0.2 | 5 | µA |
| $I_{PP3}$ [1] | $V_{PPF}$ Supply Current (Standby) | $V_{PPF} \leq V_{DDF}$ | | 0.2 | 5 | µA |

Note: 1. Sampled only, not 100% tested.
2. $V_{DDF}$ Dual Operation current is the sum of read and program or erase currents.

### Table 7. Flash Memory DC Characteristics - Voltages

| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
|--------|-----------|----------------|-----|-----|-----|------|
| $V_{IL}$ | Input Low Voltage | | −0.5 | | 0.4 | V |
| $V_{IH}$ | Input High Voltage | | $V_{DDQ}$ −0.4 | | $V_{DDQ}$ + 0.4 | V |
| $V_{OL}$ | Output Low Voltage | $I_{OL}$ = 100µA | | | 0.1 | V |
| $V_{OH}$ | Output High Voltage | $I_{OH}$ = −100µA | $V_{DDQ}$ −0.1 | | | V |
| $V_{PP1}$ | $V_{PPF}$ Program Voltage-Logic | Program, Erase | 1 | 1.8 | 3.3 | V |
| $V_{PPH}$ | $V_{PPF}$ Program Voltage Factory | Program, Erase | 11.4 | 12 | 12.6 | V |
| $V_{PPLK}$ | Program or Erase Lockout | | | | 0.4 | V |
| $V_{LKO}$ | $V_{DDF}$ Lock Voltage | | 1 | | | V |
| $V_{RPH}$ | $\overline{RP}_F$ pin Extended High Voltage | | | | 3.3 | V |

### Table 8. PSRAM DC Characteristics

| Symbol | Parameter | Test Condition | | Min | Max | Unit |
|--------|-----------|----------------|---|-----|-----|------|
| $I_{CC1}$ | $V_{CCP}$ Active Current | $V_{CCP}$ = 1.95V, $V_{IN}$ = $V_{IH}$ or $V_{IL}$, $\overline{E1}_P$ = $V_{IL}$ and E2$_P$ = $V_{IH}$, $I_{OUT}$ = 0mA | $t_{RC}$ / $t_{WC}$ = minimum | | 25 | mA |
| $I_{CC2}$ | | | $t_{RC}$ / $t_{WC}$ = 1 µs | | 3 | mA |
| $I_{CC3}$ | $V_{CCP}$ Page Read Current | $V_{CCP}$ = 1.95V, $V_{IN}$ = $V_{IH}$ or $V_{IL}$, $\overline{E1}_P$ = $V_{IL}$ and E2$_P$ = $V_{IH}$, $I_{OUT}$ = 0mA, $t_{PRC}$ = min. | | | 10 | mA |
| $I_{CCPD}$ | $V_{CCP}$ Power Down Current | $V_{CCP}$ = 1.95V, $V_{IN}$ = $V_{IH}$ or $V_{IL}$, E2$_P$ ≤ 0.2V | Deep Power-Down | | 10 | µA |
| $I_{CCP4}$ | | | 4Mb PAR[3] | | 40 | µA |
| $I_{CCP8}$ | | | 8Mb PAR[3] | | 50 | µA |
| $I_{CCP16}$ | | | 16Mb PAR[3] | | 65 | µA |
| $I_{LI}$ | Input Leakage Current | 0V ≤ $V_{IN}$ ≤ $V_{CCP}$ | | −1 | 1 | µA |
| $I_{LO}$ | Output Leakage Current | 0V ≤ $V_{OUT}$ ≤ $V_{CCP}$ | | −1 | 1 | µA |
| $I_{SB}$ | Standby Supply Current CMOS | $V_{CCP}$ = 1.95V, $V_{IN}$ ≤ 0.2V or $V_{IN}$ ≥ $V_{CCP}$ −0.2V, $\overline{E1}_P$ = E2$_P$ ≥ $V_{CCP}$ −0.2V | | | 100 | µA |
| $V_{IH}$ [1] | Input High Voltage | | | 0.8$V_{CCP}$ | $V_{CCP}$ + 0.2 | V |
| $V_{IL}$ [2] | Input Low Voltage | | | −0.3 | 0.2$V_{CCP}$ | V |
| $V_{OH}$ | Output High Voltage | $V_{CCP}$ = 1.65V, $I_{OH}$ = −0.5mA | | 1.4 | | V |
| $V_{OL}$ | Output Low Voltage | $I_{OL}$ = 1mA | | | 0.4 | V |

Note: 1. Maximum DC voltage on input and I/O pins is $V_{CCP}$ + 0.2V.
During voltage transitions, input may overshoot to $V_{CCP}$ + 1.0V for a period of up to 5ns.
2. Minimum DC voltage on input or I/O pins is −0.3V.
During voltage transitions, input may undershoot to $V_{SS}$ − 1.0V for a period of up to 5ns.
3. PAR = Partial Array Refresh Mode.

## PACKAGE MECHANICAL

**Figure 7. Stacked TFBGA88 8x10mm - 8x10 active ball array, 0.8mm pitch, Package Outline**



BGA-Z42

Note: Drawing is not to scale.

**Table 9. Stacked TFBGA88 8x10mm - 8x10 ball array, 0.8mm pitch, Package Mechanical Data**

| Symbol | millimeters | | | inches | | |
|--------|-----|-----|-----|-----|-----|-----|
| | **Typ** | **Min** | **Max** | **Typ** | **Min** | **Max** |
| A | | | 1.200 | | | 0.0472 |
| A1 | | 0.200 | | | 0.0079 | |
| A2 | 0.850 | | | 0.0335 | | |
| b | 0.350 | 0.300 | 0.400 | 0.0138 | 0.0118 | 0.0157 |
| D | 8.000 | 7.900 | 8.100 | 0.3150 | 0.3110 | 0.3189 |
| D1 | 5.600 | | | 0.2205 | | |
| ddd | | | 0.100 | | | 0.0039 |
| E | 10.000 | 9.900 | 10.100 | 0.3937 | 0.3898 | 0.3976 |
| E1 | 7.200 | | | 0.2835 | | |
| E2 | 8.800 | | | 0.3465 | | |
| e | 0.800 | – | – | 0.0315 | – | – |
| FD | 1.200 | | | 0.0472 | | |
| FE | 1.400 | | | 0.0551 | | |
| FE1 | 0.600 | | | 0.0236 | | |
| SD | 0.400 | | | 0.0157 | | |
| SE | 0.400 | | | 0.0157 | | |

## PART NUMBERING

### Table 10. Ordering Information Scheme

Example:                                     M36 W0 R 6 0 5 0 T 0 ZAQ T

**Device Type**
M36 = Multi-Chip Package (Multiple Flash + RAM)

**Flash 1 Architecture**
W = Multiple Bank, Burst mode

**Flash 2 Architecture**
0 = none present

**Operating Voltage**
R = $V_{DDF}$ = $V_{DDQ}$ = $V_{CCP}$ = 1.7V to 1.95V

**Flash 1 Density**
6 = 64 Mbit

**Flash 2 Density**
0 = none present

**RAM 1 Density**
5 = 32 Mbit

**RAM 0 Density**
0 = none present

**Parameter Blocks Location**
T = Top Boot Block Flash
B = Bottom Boot Block Flash

**Product Version**
0 = 0.13μm Flash technology, 70ns;
0.18μm RAM, 85ns speed

**Package**
ZAQ = Stacked TFBGA88 8x10mm - 8x10 active ball array, 0.8mm pitch

**Option**
Blank = Standard Packing
T = Tape & Reel Packing
E = Lead-Free and RoHS Package, Standard Packing
F = Lead-Free and RoHS Package, Tape & Reel Packing

Devices are shipped from the factory with the memory content bits erased to '1'. For a list of available options (Speed, Package, etc.) or for further information on any aspect of this device, please contact the ST-Microelectronics Sales Office nearest to you.

## REVISION HISTORY

**Table 11. Document Revision History**

| Date | Version | Revision Details |
|------|---------|------------------|
| 26-Mar-2004 | 0.1 | First Issue |
| 07-Dec-2004 | 1.0 | TFBGA88 package fully compliant with the ST ECOPACK specification.<br>Document status promoted from Product Preview to full Datasheet.<br>Flash memory data updated to the version 5.0 of the M58WR064F(T/B) datasheet. |