


*This data sheet is applicable to all TMS44800/Ps symbolized with Revision "B" and subsequent revisions as described on page 22.*

- **Organization . . . 524 288 × 8**
- **Single 5-V Power Supply (±10% Tolerance)**
- **Performance Ranges:**

	ACCESS TIME (TRAC) (MAX)	ACCESS TIME (TCAC) (MAX)	ACCESS TIME (TAA) (MAX)	READ TIME OR WRITE CYCLE (MIN)
'44800/P-60	60 ns	15 ns	30 ns	110 ns
'44800/P-70	70 ns	20 ns	35 ns	130 ns
'44800/P-80	80 ns	20 ns	40 ns	150 ns
'44800/P-10	100 ns	25 ns	45 ns	180 ns

- **Enhanced Page Mode Operation With CAS-Before-RAS Refresh**
- **Long Refresh Period . . . 1024-Cycle Refresh in 16 ms (Max) 128 ms for Low Power With Self-Refresh Version (TMS44800P)**
- **3-State Unlatched Output**
- **Low Power Dissipation**
- **Texas Instruments EPIC™ CMOS Process**
- **All Inputs/Outputs and Clocks are TTL Compatible**
- **High-Reliability Plastic 28-Lead 400-Mil-Wide Surface Mount (SOJ) Package, and 28-Lead Thin Small Outline Package (TSOP)**
- **Operating Free-Air Temperature Range 0°C to 70°C**
- **Low-Power With Self-Refresh Version**

**DZ AND DGC PACKAGES†**  
(TOP VIEW)



† The package shown is for pinout reference only.

**PIN NOMENCLATURE**

A0–A9	Address Inputs
CAS	Column-Address Strobe
DQ0–DQ7	Data In/Data Out
NC	No Internal Connection
OE	Output Enable
RAS	Row-Address Strobe
W	Write Enable
VCC	5-V Supply
VSS	Ground

**description**

The TMS44800 series are high-speed 4 194 304-bit dynamic random-access memories, organized as 524 288 words of eight bits each.

The TMS44800P series are high-speed, low-power with self-refresh, 4 194 304-bit dynamic random-access memories, organized as 524 288 words of eight bits each.

They employ state-of-the-art EPIC™ (Enhanced Performance Implanted CMOS) technology for high performance, reliability, and low power at a low cost.

These devices feature maximum RAS access times of 60 ns, 70 ns, 80 ns, and 100 ns. Maximum power dissipation is as low as 495 mW operating and 11 mW standby on 100-ns devices.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

Copyright © 1992, Texas Instruments Incorporated

The TMS44800 and TMS44800P series are offered in a 400-mil 28-lead plastic surface mount SOJ package (DZ suffix) and a 28-lead plastic surface mount TSOP package (DGC suffix). These packages are characterized for operation from 0°C to 70°C.

## operation

### enhanced page mode

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is thus eliminated. The maximum number of columns that may be accessed is determined by the maximum  $\overline{RAS}$  low time and the  $\overline{CAS}$  page cycle time used. With minimum  $\overline{CAS}$  page cycle time, all 512 columns specified by column addresses A0 through A8 can be accessed without intervening  $\overline{RAS}$  cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of  $\overline{RAS}$ . The buffers act as transparent or flow-through latches while  $\overline{CAS}$  is high. The falling edge of  $\overline{CAS}$  latches the column addresses. This feature allows the TMS44800 and TMS44800P to operate at a higher data bandwidth than conventional page-mode parts, since data retrieval begins as soon as the column address is valid rather than when  $\overline{CAS}$  transitions low. This performance improvement is referred to as *enhanced page mode*. Valid column address may be presented immediately after row address hold time has been satisfied, usually well in advance of the falling edge of  $\overline{CAS}$ . In this case, data is obtained after  $t_{CAC}$  max (access time from  $\overline{CAS}$  low), if  $t_{AA}$  max (access time from column address) has been satisfied. In the event that column addresses for the next cycle are valid at the time  $\overline{CAS}$  goes high, access time for the next cycle is determined by the later occurrence of  $t_{CAC}$  or  $t_{CPA}$  (access time from rising edge of  $\overline{CAS}$ ).

### address (A0–A9)

Nineteen address bits are required to decode 1 of 524 288 storage cell locations. Ten row-address bits are set up on inputs A0 through A9 and latched onto the chip by the row-address strobe ( $\overline{RAS}$ ). The nine column-address bits are set up on pins A0 through A8 and latched onto the chip by the column-address strobe ( $\overline{CAS}$ ). All addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select activating the output buffer, as well as latching the address bits into the column-address buffer.

### write enable ( $\overline{W}$ )

The read or write mode is selected through the write-enable ( $\overline{W}$ ) input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pullup resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$  (early write), data out will remain in the high-impedance state for the entire cycle permitting a write operation independent of the state of  $\overline{OE}$ . This permits early write operation to be completed with  $\overline{OE}$  grounded.

### data in/out (DQ0–DQ7)

The three-state output buffer provides direct TTL compatibility (no pullup resistor required) with a fanout of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{CAS}$  and  $\overline{OE}$  are brought low. In a read cycle the output becomes valid after all access times are satisfied. The output remains valid while  $\overline{CAS}$  and  $\overline{OE}$  are low.  $\overline{CAS}$  or  $\overline{OE}$  going high returns it to a high-impedance state.

### output enable ( $\overline{OE}$ )

$\overline{OE}$  controls the impedance of the output buffers. When  $\overline{OE}$  is high, the buffers will remain in the high-impedance state. Bringing  $\overline{OE}$  low during a normal cycle will activate the output buffers putting them in the low-impedance state. It is necessary for both  $\overline{RAS}$  and  $\overline{CAS}$  to be brought low for the output buffers to go into the low-impedance state. They will remain in the low-impedance state until either  $\overline{OE}$  or  $\overline{CAS}$  is brought high.



**refresh**

A refresh operation must be performed at least once every 16 ms (128 ms for TMS44800P) to retain data. This can be achieved by strobing each of the 1024 rows (A0–A9). A normal read or write cycle will refresh all bits in each row that is selected. A  $\overline{\text{RAS}}$ -only operation can be used by holding  $\overline{\text{CAS}}$  at the high (inactive) level, thus conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a  $\overline{\text{RAS}}$ -only refresh.

**hidden refresh**

Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding  $\overline{\text{CAS}}$  at  $V_{IL}$  after a read operation and cycling  $\overline{\text{RAS}}$  after a specified precharge period, similar to a  $\overline{\text{RAS}}$ -only refresh cycle.

 **$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh**

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  (CBR) refresh is utilized by bringing  $\overline{\text{CAS}}$  low earlier than  $\overline{\text{RAS}}$  (see parameter  $t_{CSR}$ ) and holding it low after  $\overline{\text{RAS}}$  falls (see parameter  $t_{CHR}$ ). For successive  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles,  $\overline{\text{CAS}}$  can remain low while cycling  $\overline{\text{RAS}}$ . The external address is ignored and the refresh address is generated internally.

A low-power battery-backup refresh mode that requires less than 300  $\mu\text{A}$  refresh current is available on the TMS44800P. Data integrity is maintained using  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh with a period of 125  $\mu\text{s}$  holding  $\overline{\text{RAS}}$  low for less than 1  $\mu\text{s}$ . To minimize current consumption, all input levels must be at CMOS levels ( $V_{IL} \leq 0.2 V$ ,  $V_{IH} \geq V_{CC} - 0.2 V$ ).


**self refresh (TMS44800P)**

The self refresh mode is entered by dropping  $\overline{\text{CAS}}$  low prior to  $\overline{\text{RAS}}$  going low. Then  $\overline{\text{CAS}}$  and  $\overline{\text{RAS}}$  are both held low for a minimum of 100  $\mu\text{s}$ . The chip is then refreshed by an on-board oscillator. No external address is required since the CBR counter is used to keep track of the address. To exit the self refresh mode, both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are brought high to satisfy  $t_{CHS}$ .

**power up**

To achieve proper device operation, an initial pause of 200  $\mu\text{s}$  followed by a minimum of eight  $\overline{\text{RAS}}$  cycles is required after power-up to the full  $V_{CC}$  level.

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

**functional block diagram**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

- Supply voltage range on any pin (see Note 1) ..... - 1 V to 7 V
- Supply voltage range on V<sub>CC</sub> ..... - 1 V to 7 V
- Short circuit output current ..... 50 mA
- Power dissipation ..... 1 W
- Operating free-air temperature range ..... 0°C to 70°C
- Storage temperature range ..... - 55°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "recommended operating conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V<sub>SS</sub>.

**recommended operating conditions**

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	V
V <sub>IH</sub>	High-level input voltage	2.4		6.5	V
V <sub>IL</sub>	Low-level input voltage (see Note 2)	- 1		0.8	V
T <sub>A</sub>	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.



electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	'44800-60 '44800P-60		'44800-70 '44800P-70		'44800-80 '44800P-80		'44800-10 '44800P-10		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	High-level output voltage I <sub>OH</sub> = -5 mA	2.4		2.4		2.4		2.4		V
V <sub>OL</sub>	Low-level output voltage I <sub>OL</sub> = 4.2 mA	0.4		0.4		0.4		0.4		V
I <sub>I</sub>	Input current (leakage) V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 to 6.5 V, All other pins = 0 to V <sub>CC</sub>	± 10		± 10		± 10		± 10		µA
I <sub>O</sub>	Output current (leakage) V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0 to V <sub>CC</sub> , CAS high	± 10		± 10		± 10		± 10		µA
I <sub>CC1</sub> †	Read or write cycle current (see Note 3) V <sub>CC</sub> = 5.5 V, Minimum cycle	120		110		100		90		mA
I <sub>CC2</sub>	Standby current V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, RAS and CAS high			2		2		2		mA
		V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS), After 1 memory cycle, RAS and CAS high	'44800	1	1	1	1	1	1	mA
		'44800P	200	200	200	200	200	200	µA	
I <sub>CC3</sub>	Average refresh current (RAS-only or CBR) (see Note 3) V <sub>CC</sub> = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS-only); RAS low after CAS low (CBR)	120		110		100		90		mA
I <sub>CC4</sub> †	Average page current (see Note 4) V <sub>CC</sub> = 5.5 V, t <sub>PC</sub> = minimum, RAS low, CAS cycling	120		110		100		90		mA
I <sub>CC5</sub> ‡	Battery backup operating current (equivalent refresh time is 128 ms), CBR only t <sub>RC</sub> = 125 µs, t <sub>RAS</sub> ≤ 1 µs, V <sub>CC</sub> - 0.2 V ≤ V <sub>IH</sub> ≤ 6.5 V, 0 V ≤ V <sub>IL</sub> ≤ 0.2 V, W and OE = V <sub>IH</sub> , Address and Data stable	300		300		300		300		µA
I <sub>CC6</sub> †‡	Self refresh current CAS ≤ 0.2 V, RAS < 0.2 V, Measured after t <sub>RASS</sub> minimum	200		200		200		200		µA

† Measured with outputs open.

‡ For TMS44800P only.

NOTES: 3. Measured with a maximum of one address change while RAS = V<sub>IL</sub>.  
 4. Measured with a maximum of one address change while CAS = V<sub>IH</sub>.

TEXAS INSTR (ASIC/MEMORY)

**TMS44800, TMS44800P**  
**524 288-WORD BY 8-BIT**  
**DYNAMIC RANDOM-ACCESS MEMORIES**

SMHS480B-AUGUST 1992-REVISED DECEMBER 1992

capacitance over recommended ranges of supply voltage and operating free-air temperature,  $f = 1$  MHz (see Note 5)

PARAMETER		MIN	TYP	MAX	UNIT
$C_{i(A)}$	Input capacitance, address inputs			5	pF
$C_{i(OE)}$	Input capacitance, output enable			7	pF
$C_{i(RC)}$	Input capacitance, strobe inputs			7	pF
$C_{i(W)}$	Input capacitance, write-enable input			7	pF
$C_O$	Output capacitance			7	pF

NOTE 5:  $V_{CC}$  equal to  $5\text{ V} \pm 0.5\text{ V}$  and the bias on pins under test is  $0\text{ V}$ .

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER	'44800-60 '44800P-60		'44800-70 '44800P-70		'44800-80 '44800P-80		'44800-10 '44800P-10		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{AA}$	Access time from column-address		30	35	40	45	45	ns	
$t_{CAC}$	Access time from $\overline{CAS}$ low		15	20	20	25	25	ns	
$t_{CPA}$	Access time from column precharge		35	40	45	50	ns		
$t_{RAC}$	Access time from $\overline{RAS}$ low		60	70	80	100	ns		
$t_{OEA}$	Access time from $\overline{OE}$ low		15	20	20	25	ns		
$t_{CLZ}$	$\overline{CAS}$ to output in low Z		0	0	0	0	ns		
$t_{OFF}$	Output disable time after $\overline{CAS}$ high (see Note 6)		0	15	0	20	0	25	ns
$t_{OEZ}$	Output disable time after $\overline{OE}$ high (see Note 6)		0	15	0	20	0	25	ns

NOTE 6:  $t_{OFF}$  and  $t_{OEZ}$  are specified when the output is no longer driven.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

4-99

**TMS44800, TMS44800P**  
**524 288-WORD BY 8-BIT**  
**DYNAMIC RANDOM-ACCESS MEMORIES**

TEXAS INSTR (ASIC/MEMORY)

SMHS480B—AUGUST 1992—REVISED DECEMBER 1992

**timing requirements over recommended ranges of supply voltage and operating free-air temperature**

		'44800-60 '44800P-60		'44800-70 '44800P-70		'44800-80 '44800P-80		'44800-10 '44800P-10		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>RC</sub>	Random read or write cycle (see Note 7)	110		130		150		180		ns
t <sub>RWC</sub>	Read-modify-write cycle time	155		185		205		245		ns
t <sub>PC</sub>	Page-mode read or write cycle time (see Note 8)	40		45		50		55		ns
t <sub>PRWC</sub>	Page-mode read-modify-write cycle time	85		90		105		120		ns
t <sub>RASP</sub>	Page-mode pulse duration, $\overline{\text{RAS}}$ low (see Note 9)	60	100 000	70	100 000	80	100 000	100	100 000	ns
t <sub>RAS</sub>	Non-page-mode pulse duration, $\overline{\text{RAS}}$ low (see Note 9)	60	10 000	70	10 000	80	10 000	100	10 000	ns
t <sub>CAS</sub>	Pulse duration, $\overline{\text{CAS}}$ low (see Note 10)	15	10 000	20	10 000	20	10 000	25	10 000	ns
t <sub>CP</sub>	Pulse duration, $\overline{\text{CAS}}$ high	10		10		10		10		ns
t <sub>RP</sub>	Pulse duration, $\overline{\text{RAS}}$ high (precharge)	40		50		60		70		ns
t <sub>WP</sub>	Write pulse duration	15		15		15		20		ns
t <sub>ASC</sub>	Column-address setup time before $\overline{\text{CAS}}$ low	0		0		0		0		ns
t <sub>ASR</sub>	Row-address setup time before $\overline{\text{RAS}}$ low	0		0		0		0		ns
t <sub>DS</sub>	Data setup time (see Note 11)	0		0		0		0		ns
t <sub>RCS</sub>	Read setup time before $\overline{\text{CAS}}$ low	0		0		0		0		ns
t <sub>CWL</sub>	$\overline{\text{W}}$ low setup time before $\overline{\text{CAS}}$ high	15		20		20		25		ns
t <sub>RWL</sub>	$\overline{\text{W}}$ low setup time before $\overline{\text{RAS}}$ high	15		20		20		25		ns
t <sub>WCS</sub>	$\overline{\text{W}}$ low setup time before $\overline{\text{CAS}}$ low (Early write operation only)	0		0		0		0		ns

Continued next page.

NOTES: 7. All cycle times assume  $t_T = 5$  ns.8. To assure  $t_{PC}$  min,  $t_{ASC}$  should be greater than or equal to  $t_{CP}$ .9. In a read-modify-write cycle,  $t_{RWD}$  and  $t_{RWL}$  must be observed. Depending on the user's transition times, this may require additional  $\overline{\text{RAS}}$  low time ( $t_{RAS}$ ).10. In a read-modify-write cycle,  $t_{CWD}$  and  $t_{CWL}$  must be observed. Depending on the user's transition times, this may require additional  $\overline{\text{CAS}}$  low time ( $t_{CAS}$ ).11. Referenced to the later of  $\overline{\text{CAS}}$  or  $\overline{\text{W}}$  in write operations.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

4-100



timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

	'44800-60 '44800P-60		'44800-70 '44800P-70		'44800-80 '44800P-80		'44800-10 '44800P-10		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>CAH</sub> Column-address hold time after $\overline{\text{CAS}}$ low	10		15		15		20		ns
t <sub>DHR</sub> Data hold time after $\overline{\text{RAS}}$ low (see Note 12)	30		35		35		45		ns
t <sub>DH</sub> Data hold time (see Note 11)	10		15		15		20		ns
t <sub>AR</sub> Column-address hold time after $\overline{\text{RAS}}$ low (see Note 12)	30		35		35		45		ns
t <sub>RAH</sub> Row-address hold time after $\overline{\text{RAS}}$ low	10		10		10		15		ns
t <sub>RCH</sub> Read hold time after $\overline{\text{CAS}}$ high (see Note 13)	0		0		0		0		ns
t <sub>RRH</sub> Read hold time after $\overline{\text{RAS}}$ high (see Note 13)	0		0		0		0		ns
t <sub>WCH</sub> Write hold time after $\overline{\text{CAS}}$ low (Early write operation only)	10		15		15		20		ns
t <sub>WCR</sub> Write hold time after $\overline{\text{RAS}}$ low (see Note 12)	30		35		35		45		ns
t <sub>AWD</sub> Delay time, column address to $\overline{\text{W}}$ low (Read-modify-write operation only)	55		65		70		80		ns
t <sub>CHR</sub> Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high (CAS-before-RAS refresh only)	15		15		20		20		ns
t <sub>CRP</sub> Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low	0		0		0		0		ns
t <sub>CSH</sub> Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high	60		70		80		100		ns
t <sub>CSR</sub> Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ low (CAS-before-RAS refresh only)	10		10		10		10		ns
t <sub>CWD</sub> Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{W}}$ low (Read-modify-write operation only)	40		50		50		60		ns
t <sub>OEH</sub> $\overline{\text{OE}}$ command hold time	15		20		20		25		ns
t <sub>OED</sub> $\overline{\text{OE}}$ to data delay	15		20		20		25		ns
t <sub>ROH</sub> $\overline{\text{RAS}}$ hold time referenced to $\overline{\text{OE}}$	10		10		10		10		ns
t <sub>RAD</sub> Delay time, $\overline{\text{RAS}}$ low to column-address (see Note 14)	15	30	15	35	15	40	20	50	ns
t <sub>RAL</sub> Delay time, column-address to $\overline{\text{RAS}}$ high	30		35		40		45		ns
t <sub>CAL</sub> Delay time, column address to $\overline{\text{CAS}}$ high	30		35		40		45		ns
t <sub>RCD</sub> Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (see Note 14)	20	45	20	50	20	60	25	75	ns
t <sub>RPC</sub> Delay time, $\overline{\text{RAS}}$ high to $\overline{\text{CAS}}$ low	0		0		0		0		ns
t <sub>RSH</sub> Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ high	15		20		20		25		ns
t <sub>RWD</sub> Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{W}}$ low (Read-modify-write operation only)	85		100		110		135		ns

- NOTES: 11. Referenced to the later of  $\overline{\text{CAS}}$  or  $\overline{\text{W}}$  in write operations.  
 12. The minimum value is measured when t<sub>RCD</sub> is set to t<sub>RCD</sub> min as a reference.  
 13. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.  
 14. The maximum value is specified only to assure access time.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded)

		'44800-60		'44800-70		'44800-80		'44800-10		UNIT
		'44800P-60		'44800P-70		'44800P-80		'44800P-10		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>CPR</sub>	CAS precharge before self refresh	0		0		0		0		ns
t <sub>RAS</sub>	RAS precharge after self refresh	110		130		150		180		ns
t <sub>RASS</sub>	Self refresh entry from RAS low	100		100		100		100		μs
t <sub>CHS</sub>	CAS low hold time after RAS high	-50		-50		-50		-50		ns
t <sub>REF</sub>	Refresh time interval (TMS44800 only)		16		16		16		16	ms
t <sub>REF</sub>	Refresh time interval, Low power (TMS44800P only)		128		128		128		128	ms
t <sub>T</sub>	Transition time	2	50	2	50	2	50	2	50	ns

PARAMETER MEASUREMENT INFORMATION





Figure 1. Load Circuits for Timing Parameters

PARAMETER MEASUREMENT INFORMATION



NOTE A: Output may go from a high-impedance state to an invalid data state prior to the specified access time.

Figure 2. Read Cycle Timing

PARAMETER MEASUREMENT INFORMATION





Figure 3. Early Write Cycle Timing

PARAMETER MEASUREMENT INFORMATION




NOTE A: Referenced to the later of  $\overline{CAS}$  or  $\overline{W}$  in write operations.

Figure 4. Write Cycle Timing




PARAMETER MEASUREMENT INFORMATION



NOTE A: Output may go from a high-impedance state to an invalid data state prior to the specified access time.

Figure 5. Read-Modify-Write Cycle Timing

PARAMETER MEASUREMENT INFORMATION




- NOTES: A. Output may go from a high-impedance state to an invalid data state prior to the specified access time.  
 B. Access time is tCPA or tAA dependent.  
 C. A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated.

Figure 6. Enhanced Page-Mode Read Cycle Timing



PARAMETER MEASUREMENT INFORMATION



- NOTES: A. Referenced to  $\overline{CAS}$  or  $\overline{W}$ , whichever occurs last.  
 B. A read cycle or a read-modify-write cycle can be intermixed with the write cycles as long as the read and read-modify-write timing specifications are not violated.


Figure 7. Enhanced Page-Mode Write Cycle Timing



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001



PARAMETER MEASUREMENT INFORMATION



NOTES: A. Output may go from a high-impedance state to an invalid data state prior to the specified access time.  
 B. A read or write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

Figure 8. Enhanced Page-Mode Read-Modify-Write Cycle Timing

PARAMETER MEASUREMENT INFORMATION




Figure 9. RAS-Only Refresh Timing

PARAMETER MEASUREMENT INFORMATION




Figure 10. Automatic (CAS-Before-RAS) Refresh Cycle Timing



PARAMETER MEASUREMENT INFORMATION




Figure 11. Hidden Refresh Cycle

PARAMETER MEASUREMENT INFORMATION




Figure 12. Self Refresh Timing



device symbolization

