




**HEWLETT
PACKARD**

DUAL HIGH SPEED OPTOCOUPLER

**HCPL-2530
HCPL-2531
HCPL-4534**


Features

- **HIGH SPEED: 1 Mb/s**
- **TTL COMPATIBLE**
- **VERY HIGH COMMON MODE TRANSIENT IMMUNITY: 15000 V/μs @ V_{CM} = 1500 V GUARANTEED (HCPL-4534)**
- **HIGH DENSITY PACKAGING**
- **3 MHz BANDWIDTH**
- **OPEN COLLECTOR OUTPUTS**
- **RECOGNIZED UNDER THE COMPONENT PROGRAM OF U.L. (FILE NO. E55361) FOR DIELECTRIC WITHSTAND PROOF TEST VOLTAGES OF 2500 Vac, 1 MINUTE AND 5000 VAC, 1 MINUTE (OPTION 020) PENDING APPROVAL**
- **CSA APPROVED UNDER COMPONENT ACCEPTANCE NOTICE NO. 5 (FILE NO. LR88324)**
- **MIL-STD-1772 VERSION AVAILABLE (HCPL-5530/31)**

Description

These dual optocouplers contain a pair of light emitting diodes and integrated photo detectors with electrical insulation between input and output. Separate connection for the photodiode bias and output transistor collectors increase the speed up to a hundred times that of a conventional phototransistor coupler by reducing the base-collector capacitance.

The HCPL-2530 is for use in TTL/CMOS, TTL/LSTTL or wide bandwidth analog applications. Current transfer ratio (CTR) for the -2530 is 7% minimum at I_F = 16 mA.

The HCPL-2531 is designed for high speed TTL/TTL applications. A standard 16 mA TTL sink current through the input LED will provide enough output current for 1 TTL

load and a 5.6 kΩ pull-up resistor. CTR of the -2531 is 19% minimum at I_F = 16 mA.

The HCPL-4534 is an HCPL-2531 with increased common mode transient immunity of 15000 V/μs minimum at V_{CM} = 1500 V guaranteed

Applications

- **Line Receivers** – High common mode transient immunity (>1000V/μs) and low input-output capacitance (0.6pF).
- **High Speed Logic Ground Isolation** – TTL/TTL, TTL/LTTL, TTL/CMOS, TTL/LSTTL.
- **Replace Pulse Transformers** – Save board space and weight.
- **Analog Signal Ground Isolation** – Integrated photon detector provides improved linearity over phototransistor type.
- **Polarity Sensing.**
- **Isolated Analog Amplifier** – Dual channel packaging enhances thermal tracking.

Absolute Maximum Ratings

Storage Temperature	−55°C to +125°C
Operating Temperature	−55°C to +100°C
Lead Solder Temperature	260°C for 10s (1.6mm below seating plane)
Average Input Current – I _F (each channel)	25mA [1]
Peak Input Current – I _F (each channel)	50mA [2] (50% duty cycle, 1 ms pulse width)
Peak Transient Input Current – I _F (each channel)	1.0A (≤1μs pulse width, 300pps)
Reverse Input Voltage – V _R (each channel)	5V
Input Power Dissipation (each channel)	45mW [3]
Average Output Current – I _O (each channel)	8mA
Peak Output Current – I _O (each channel)	16mA
Supply Voltage – V _{CC} (Pin 8-5)	−0.5V to 30V
Output Voltage – V _O (Pin 7,6-5)	−0.5V to 20V
Output Power Dissipation (each channel)	35mW [4]

Electrical Specifications

Over recommended temperature ($T_A = 0^\circ\text{C}$ to 70°C) unless otherwise specified. See note 13.

Parameter	Sym.	Device	Min.	Typ.*	Max.	Units	Test Conditions	Fig.	Note
Current Transfer Ratio	CTR	HCPL-2530	7	18	50	%	$T_A = 25^\circ\text{C}$ $V_O = 0.5\text{ V}$	1, 2, 4	5, 6
			5				$T_A = 25^\circ\text{C}$ $V_O = 0.5\text{ V}$		
		HCPL-2531 HCPL-4534	19	24	50	%	$T_A = 25^\circ\text{C}$ $V_O = 0.5\text{ V}$		
			15				$T_A = 25^\circ\text{C}$ $V_O = 0.5\text{ V}$		
Logic Low Output Voltage	VOL	HCPL-2530		0.1		V	$T_A = 25^\circ\text{C}$ $I_O = 1.1\text{ mA}$	1	5
				0.5			$T_A = 25^\circ\text{C}$ $I_O = 0.8\text{ mA}$		
		HCPL-2531 HCPL-4534		0.1		V	$T_A = 25^\circ\text{C}$ $I_O = 3.0\text{ mA}$		
				0.5			$T_A = 25^\circ\text{C}$ $I_O = 2.4\text{ mA}$		
Logic High Output Current	IOH			0.003		μA	$T_A = 25^\circ\text{C}$ $V_O = V_{CC} = 5.5\text{ V}$	6	5
							$T_A = 25^\circ\text{C}$ $V_O = V_{CC} = 15.0\text{ V}$		
Logic Low Supply Current	ICCL			100	400	μA	$I_F = 16\text{ mA}$, $V_O = \text{Open}$, $V_{CC} = 15\text{ V}$		
Logic High Supply Current	ICCH			0.05	4	μA	$I_F = 0\text{ mA}$, $V_O = \text{Open}$, $V_{CC} = 15\text{ V}$		
Input Forward Voltage	VF			1.5	1.7	V	$T_A = 25^\circ\text{C}$ $I_F = 16\text{ mA}$	3	5
					1.8				
Input Reverse Breakdown Voltage	BVR		5			V	$I_R = 10\text{ }\mu\text{A}$		5
Temperature Coefficient of Forward Voltage	$\frac{\Delta V_F}{\Delta T_A}$			-1.6		mV/ $^\circ\text{C}$	$I_F = 16\text{ mA}$		
Input Capacitance	CIN			60		pF	$f = 1\text{ MHz}$, $V_F = 0\text{ V}$		5
Input-Output Insulation Voltage	VISO		2500			VRMS	RH < 50%, $t = 1\text{ min.}$, $T_A = 25^\circ\text{C}$		7, 14
									7, 15
Resistance (Input-Output)	RI-O			10^{12}		Ω	$V_{I-O} = 500\text{ Vdc}$		7
Capacitance (Input-Output)	CI-O			0.6		pF	$f = 1\text{ MHz}$		7
Input-Input Insulation Leakage Current	II-I			0.005		μA	45% Relative Humidity, $t = 5\text{ s}$ $V_{I-I} = 500\text{ Vdc}$		8
Resistance (Input-Input)	RI-I			10^{11}		Ω	$V_{I-I} = 500\text{ Vdc}$		8
Capacitance (Input-Input)	CI-I			0.25		pF	$f = 1\text{ MHz}$		8

*All typicals at 25°C .

Switching Specifications

Over recommended temperature ($T_A = 0^\circ\text{C}$ to 70°C), $V_{CC} = 5\text{ V}$, $I_F = 16\text{ mA}$, unless otherwise specified.

Parameter	Sym.	Device	Min.	Typ.*	Max.	Units	Test Conditions	Fig.	Note
Propagation Delay Time to Logic Low at Output	t_{PHL}	HCPL-2530		0.2	1.5	μs	$T_A = 25^\circ\text{C}$ $R_L = 4.1\text{ k}\Omega$	5, 9, 11	10, 11
				2.0	$T_A = 25^\circ\text{C}$ $R_L = 1.9\text{ k}\Omega$				
		HCPL-2531 HCPL-4534		0.2	0.8		$T_A = 25^\circ\text{C}$ $R_L = 1.9\text{ k}\Omega$		
					1.0				
Propagation Delay Time to Logic High at Output	t_{PLH}	HCPL-2530		1.3	1.5	μs	$T_A = 25^\circ\text{C}$ $R_L = 4.1\text{ k}\Omega$	5, 9, 11	10, 11
				2.0	$T_A = 25^\circ\text{C}$ $R_L = 1.9\text{ k}\Omega$				
		HCPL-2531 HCPL-4534		0.6	0.8		$T_A = 25^\circ\text{C}$ $R_L = 1.9\text{ k}\Omega$		
					1.0				
Common Mode Transient Immunity at Logic High Level Output	$ CM_H $	HCPL-2530	1	10	$\text{KV}/\mu\text{s}$	$R_L = 4.1\text{ k}\Omega$	$I_F = 0\text{ mA}$, $T_A = 25^\circ\text{C}$, $V_{CM} = 10\text{ V}_{P-P}$	10	9, 10, 11
		HCPL-2531	1	10		$R_L = 1.9\text{ k}\Omega$			
		HCPL-4534	15	30		$R_L = 1.9\text{ k}\Omega$			
Common Mode Transient Immunity at Logic Low Level Output	$ CM_L $	HCPL-2530	1	10	$\text{KV}/\mu\text{s}$	$R_L = 4.1\text{ k}\Omega$	$I_F = 16\text{ mA}$, $T_A = 25^\circ\text{C}$, $V_{CM} = 10\text{ V}_{P-P}$	10	9, 10, 11
		HCPL-2531	1	10		$R_L = 1.9\text{ k}\Omega$			
		HCPL-4534	15	30		$R_L = 1.9\text{ k}\Omega$			

Insulation Related Specifications

Parameter	Symbol	Value	Units	Conditions
Min. External Air Gap (Clearance)	L(I01)	≥ 7	mm	Measured from input terminals to output terminals
Min. External Tracking Path (Creepage)	L(I02)	≥ 7	mm	Measured from input terminals to output terminals
Min. Internal Plastic Gap (Clearance)		0.08	mm	Through insulation distance conductor to conductor
Tracking Resistance	CTI	175	Volts	DIN IEC 112/VDE 0303 Part 1
Isolation Group (per DIN VDE 0109)		IIIa		Material Group DIN VDE 0109

Notes:

- Derate linearly above 70°C free-air temperature at a rate of $0.8\text{ mA}/^\circ\text{C}$
- Derate linearly above 70°C free-air temperature at a rate of $1.6\text{ mA}/^\circ\text{C}$
- Derate linearly above 70°C free-air temperature at a rate of $0.9\text{ mW}/^\circ\text{C}$
- Derate linearly above 70°C free-air temperature at a rate of $1.0\text{ mW}/^\circ\text{C}$
- Each channel
- CURRENT TRANSFER RATIO is defined as the ratio of output collector current, I_O , to the forward LED input current, I_F , times 100%.
- Device considered a two-terminal device. Pins 1, 2, 3, and 4 shorted together and Pins 5, 6, 7, and 8 shorted together
- Measured between pins 1 and 2 shorted together, and pins 3 and 4 shorted together
- Common mode transient immunity in Logic High level is the maximum tolerable (positive) dV_{CM}/dt on the leading edge of the common mode pulse, V_{CM} , to assure that the output will remain in a Logic High state (i.e., $V_O > 2.0\text{ V}$). Common mode transient immunity in Logic Low level is the maximum tolerable (negative) dV_{CM}/dt on the trailing edge of the common mode pulse signal, V_{CM} , to assure that the output will remain in a Logic Low state (i.e., $V_O < 0.8\text{ V}$).
- The $1.9\text{ k}\Omega$ load represents 1 TTL unit load of 1.6 mA and the $5.6\text{ k}\Omega$ pull-up resistor
- The $4.1\text{ k}\Omega$ load represents 1 LSTTL unit load of 0.36 mA and $6.1\text{ k}\Omega$ pull-up resistor
- The frequency at which the ac output voltage is 3 dB below the low frequency asymptote
- Use of a $0.1\text{ }\mu\text{F}$ bypass capacitor connected between pins 5 and 8 is recommended
- In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage $\geq 3000\text{ V}_{rms}$ for 1 second (leakage detection current limit, $I_{LO} \leq 5\text{ }\mu\text{A}$)
- In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage $\geq 6000\text{ V}_{rms}$ for 1 second (leakage detection current limit, $I_{LO} \leq 5\text{ }\mu\text{A}$).




Figure 1. DC and Pulsed Transfer Characteristics.




Figure 2. Current Transfer Ratio vs. Input Current.




Figure 3. Input Current vs. Forward Voltage.




Figure 4. Current Transfer Ratio vs. Temperature.




Figure 5. Propagation Delay vs. Temperature.




Figure 6. Logic High Output Current vs. Temperature.




Figure 7. Small-Signal Current Transfer Ratio vs. Quiescent Input Current.





Figure 8. Frequency Response.




Figure 9. Switching Test Circuit.





Figure 10. Test Circuit for Transient Immunity and Typical Waveforms.




Figure 11. Propagation Delay Time vs. Load Resistance.

OPTO COUPLERS