OKI Semiconductor

MSC1200-xx/1200V-xx

30-Bit Duplex Controller/Driver with Digital/Analog Dimming and Keyscan Functions

GENERAL DESCRIPTION

The MSC1200-xx/1200V-xx is a Bi-CMOS display driver for 1/2-duty vacuum fluorescent display tube. This device consists of a 64-bit shift register, latches, an analog dimming circuit, a digital dimming circuit, a keyscan circuit, and drivers.

The interface with a microcomputer can be done only with four signal lines (CS, DATA I/O, CLOCK, and INT). Also, the DATA I/O and CLOCK signal lines can be shared with other peripherals by using the chip select function.

Also available is the MSC1200-01/1200V-01, a model with the general purpose code "-01".

Products with custom code are manufactured according to customer orders.

FEATURES

- Power supply voltage : 8V to 18V (built-in 5V regulator for logic)
- Operating temperature range : -40°C to +85°C
- 30-segment driver outputs ($I_{OH} = -6mA$ at $V_{OH} = V_{DD} 0.8V$)
- Built-in analog dimming circuit (PWM: 12.5% Max at 6-bit resolution)
- Built-in digital dimming circuit (11-bit resolution)
- Built-in 5 x 6 keyscan circuit
- Built-in RC oscillation circuit (external R and C)
- Built-in power-on-reset circuit.
- Shift register outputs and segment outputs can be set arbitrary. (32 x 32-bit PLA that is programmable by mask option is built in)
- The product name differs depending on the bonding option pin selected: PWM OUT/BLANK IN : MSC1200-xx DATA OUT : MSC1200V-xx
- Package : 56-pin plastic QFP (QFP56–P–910-0.65–2K) (Product name: MSC1200-xxGS-2K/MSC1200V-xxGS-2K) xx indicates the code number.

BLOCK DIAGRAM



INPUT AND OUTPUT CONFIGURATION

• Schematic Diagrams of Logic Portion Input Circuit



• Schematic Diagrams of Logic Portion Input Circuit 2 • Schematic Diagrams of Logic Portion Input/ Output Circuit



• Schematic Diagrams of Logic Portion Output • Schematic Diagrams of Driver Output Circuit





PIN CONFIGURATION (TOP VIEW)



*1 Bonding option pin (DATA OUT or PWM OUT/BLANK IN)

PIN DESCRIPTIONS

Pin	Symbol	Symbol Type Description								
1	V _{DD}	-	Power Supply							
2	V _{PARK}	I	Day/night switching pin. When the high level is input, the IC enters the night mode and the value determined by the analog or digital dimming circuit is used as the output duty. When the low level is input, the IC enters the day mode and the output duty is about 100%.							
3	V _{DIM}	I	Analog voltage input for determining the analog dimming value. When the analog dimming circuit is used, the output duty is determined by the analog voltage to be input to this pin. When only the digital dimming circuit is used, pull down this pin to GND.							
4	CS	I	Chip select input. Only when the high level is input to this pin, interfacing with a microcomputer is available through "CLOCK" and "DATA I/O" pins. Therefore, 2 signal lines of "CLOCK" and "DATA I/O" can be shared with other peripherals.							
5	CLOCK	I	Serial clock input. Data is input-output through "DATA I/O" pin at the rising edge of the serial clock.							
6	DATA I/O	I/0	Serial data input-output. This pin enters output mode only when the keyscan mode is selected. It enters input mode when other mode is selected.							
7	INT	0	Interrupt signal output to microcomputer. When any key is pressed or released, key scanning is started. After the completion of the one cycle, this pin goes to the high level and keeps the high level until keyscan stop mode is selected.							
8	TEST1	I	Test signal input. As this pin has a built-in pull-up resistor, it must be left open or pulled up in the normal operation mode. When the low level is input to this pin, SEG1-30 go to the high level, and GRID1 and GRID2 go to the low level. (All segments go on.)							
9	DATA OUT (Option)	0	Serial data output. Selecting this pin specifies the MSC1200V-xx. The data from DATA I/O is shifted out on the rising edge of the shift clock with a delay of 64 bits in the shift register. This pin can be used for connecting the IC with a LED driver in series.							
9	PWM OUT/ BLANK IN (Option)	I/O	When the V _{PARK} pin is at the high level, the pulse with the duty ratio determined by the analog or digital dimming circuit is output through this pin. When this pin is at the low level, the pulse with the duty ratio determined by external circuit is input to this pin. This pin has an internal active pull-up resistor, which becomes active only when the V _{PARK} pin is at the low level. When the V _{PARK} pin is at the low level, this pin receives blanking signal from external circuits, so that output duty cycle can be controlled. Selecting this pin specifies the MSC1200-xx.							

Pin	Symbol	Туре	Description
10-15	COLUMN 0-5	I	Return inputs from key matrix switch. A pull-up resistor is internally connected to each of these pins so that they are at the high level except when the low level is input by depression of a key. These pins are "L" active.
16-20	ROW0-4	0	Key switch scanning outputs. Normally the low level is output through these pins. When any key is depressed or released, keyscanning is started and is continued until keyscan stop mode is selected. When the keyscan stop mode is selected and then keyscanning is stopped, all outputs of ROW0-4 go back to the low level.
21, 49	GND	—	Ground
22, 23	0SC0 0SC1	I/O	Connecting pins for RC oscillation circuit. Connect a resistor between OSC1 and OSC0, and a capacitor between OSC0 and ground.
24-48, 50-54	SEG1-30	0	Segment signal output. Signals for driving VF display tube are output through these pins.
55, 56	GRID1,2	0	Grid signal output. Signals for driving VF display tube are output through these pins. Signals inverted with respect to grid signals are output. Normally, these pins are connected to the external grid driver (PNP transistor etc.) inputs.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Supply Voltage	V _{DD}	_	-0.3 to +20	V
Input Voltage (1)	V _{IN1}	All inputs except V _{PARK}	-0.3 to +6	V
Input Voltage (2)	V _{IN2}	V _{PARK}	-0.3 to V _{DD} +0.3	V
Storage Temperature	T _{STG}	—	-65 to +150	°C
Power Dissipation	PD	Ta = 85°C	400	mW

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Supply Voltage	V _{DD}	—	8	_	18	V
High Level Input Voltage (1)	V _{IH1}	All inputs except VPARK & OSCO	3.8	_	5.5	V
High Level Input Voltage (2)	V _{IH2}	Vpark	3.8	_	V _{DD}	V
High Level Input Voltage (3)	V _{IH3}	OSC0	4.5	_	5.5	V
Low Level Input Voltage (1)	V _{IL1}	All inputs except OSCO	0	_	0.8	V
Low Level Input Voltage (2)	V _{IL2}	OSC0	0	_	0.5	V
Clock Frequency	fc	—	_	_	250	kHz
OSC Frequency	fosc	R = 4.7kΩ, C=10pF	_	3.3	_	MHz
Frame Frequency	f _{FR}	f _{OSC} =3MHz	_	201	_	Hz
Operating Temperature	T _{op}	_	-40	_	+85	°C

ELECTRICAL CHARACTERISTICS

DC Characteristics

	(Ta = -40	$a = -40 \text{ to } +85^{\circ}\text{C}, V_{\text{DD}} = 8 \text{ to } 18\text{V})$						
Parameter	Symbol	Condition	Min.	Max.	Unit			
High Level Input Voltage (1) *1	V _{IH1}		3.8	5.5	V			
High Level Input Voltage (2) *9	V _{IH2}	_	3.8	V _{DD}	V			
High Level Input Voltage (3) *2	V _{IH3}	—	4.5	5.5	V			
Low Level Input Voltage (1) *10	V _{IL1}	_	0	0.8	V			
Low Level Input Voltage (2) *2	V_{IL2}	_	0	0.5	V			
High Level Input Current (1) *3	I _{IH1}	V _{IH1} = 5.0V	-5	5	μA			
High Level Input Current (2) *4	I _{IH2}	V _{IH2} = 5.0V	-30	30	μA			
High Level Input Current (3) *5	I _{IH3}	V _{IH3} = 5.0V	-80	80	μA			
Low Level Input Current (1) *3	I _{IL1}	$V_{IL1} = 0V$	-5	-5	μA			
Low Level Input Current (2) *4	I_{IL2}	$V_{IL2} = 0V$	-160	-15	μA			
Low Level Input Current (3) *5	I_{IL3}	$V_{IL3} = 0V$	-0.6	0.1	mA			
Input Leakage Current *6	I _{IL}	V _I = 0 to 5.5V	-10	10	μΑ			
High Level Output Voltage (1)*7	V _{OH1}	$V_{DD} = 9.5V, I_{OH1} = -6mA$	V _{DD} 0.8	—	V			
High Lovel Output Veltage (9) *9	V _{0H2-1}	$V_{DD} = 9.5V, \ I_{0H2} = -200 \mu A$	4	6	V			
	V _{0H2-2}	V _{DD} = 9.5V, Output Open	4.5	6	V			
	V _{0L1-1}	$V_{DD} = 9.5V, I_{0L1-1} = 500 \mu A$	—	2	V			
Low Level Output Voltage (1) *7	V _{0L1-2}	$V_{DD} = 9.5V, I_{0L1-2} = 200 \mu A$	_	1	V			
	V _{0L1-3}	$V_{DD} = 9.5V, I_{0L1-3} = 2\mu A$	—	0.3	V			
Low Level Output Voltage (2) *8	V _{0L2}	$V_{DD} = 9.5V, I_{0L2} = 200 \mu A$	—	0.8	V			
Power Supply Current	I _{DD}	f _{OSC} = 3.3MHz, No load	—	20	mA			

*1 Applicable to all input pins (except V_{PARK} and OSC0 pins)

- *2 Applicable to OSC0 pin
- *3 Applicable to CLOCK, DATA I/O, CS, and V_{PARK} pins
- *4 Applicable to COLUMN0 to COLUMN5 and PWM OUT/BLANK IN pins
- *5 Applicable to TEST1 pin
- *6 Applicable to V_{DIM} pin
- *7 Applicable to SEG1 to SEG30, GRID1, and GRID2 pins
- *8 Applicable to ROW0 to ROW4, DATA I/O, PWMOUT/BLANK IN, DATAOUT, and INT pins.
- *9 Applicable to V_{PARK} pin
- *10 Applicable to all input pins (except OSC0)

AC Characteristics

$(Ta = -40 \text{ to } +85^{\circ}\text{C}, V_{\text{DD}} = 8 \text{ to } 18\text{V})$
--

Parameter	Symbol	Condition	Min.	Max.	Unit
Oscillation Frequency	f _{OSC}	$R = 4.7k\Omega \pm 1\%, C = 10pF \pm 5\%$	2	4.66	MHz
Input Frequency to OSC0 from Outside	f _{OSCI}	External input only	2.4	3.7	MHz
Frame Frequency	f _{FR}	—	122	284	Hz
PWM OUT Frequency	f _{PWM}	—	244	568	Hz
Clock Frequency	f _C	—		250	kHz
Clock Pulse Width	t _{CW}	—	1.3	_	μs
Data Setup Time	t _{DS}	—	1	_	μs
Data Hold Time	t _{DH}	—	200	_	ns
CS Pulse Width	tcsw	—	68	_	μs
CS Off Time	t _{CSL}	—	30	_	μs
CS Setup Time CS – Clock Time	t _{CSH}	—	2	_	μs
CS Hold Time Clock – CS Time	t _{CSH}	—	2	_	μs
Data Output Delay Clock – Data output Time	t _{PD}	_	_	1	μs
SEG & GRID Output Delay from CS	tods	CI = 100pF	_	8	μs
Slew Rate (All Drivers)	t _R	CI = 100pF, t = 20% to 80% or 80% to 20% of V _{DD}	_	5	μs
CS Time at Power-on	t _{PCS}	_	300	_	μs
Hold Time at Power-off	t _{POF}	When mounted on the unit V_{DD} =0.0V	5	_	ms
Rise Time at Power-on	t _{PRZ}	When mounted on the unit	_	100	μs

Dimming Characteristics

• DC characteristics

 $(Ta = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = 8 \text{ to } 18\text{V})$

		`			
Parameter	Condition	Min.	Тур.	Max.	Unit
D/A Output Voltage Error		—	_	±3	%
Reference Voltage Accuracy	Note 1		_	±6	%

Note: 1. Reference voltage is 6.6V typical.

Keyscan Characteristics

 $(Ta = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = 8 \text{ to } 18\text{V})$

Parameter	Condition	Min.	Тур.	Max.	Unit
Keyscan Cycle Time	f _{OSC} =3.3 MHz	275	390	640	μs
Keyscan Pulse Width	f _{OSC} =3.3 MHz	55	78	128	μs

TIMING DIAGRAM



Figure 1 Data Input Timing





TIMING DIAGRAM (Continued)







Figure 4 SEG & GRID Output Timing

FUNCTIONAL DESCRIPTION

Power-on Reset

The IC is initialized by the built-in power-on reset circuit at power-on. The status of the internal circuit after initialization is as follows;

- 1) Shift registers and latches are reset.
- 2) Analog dimming is selected.
- 3) Digital dimming data register is reset.
- 4) Display data input mode is selected.

Data Input

Data input is valid only when the high level is applied to the "CS" pin. Input data is input into the shift register through "DATAI/O" pin at the rising edge of CLOCK. The data is automatically loaded to latches at the falling edge of "CS" signal.

[Data Format]

1)	Display Data Input Mode)	
	Input data	•	64 bits

mput uata	•	04 0115
VF display data	:	60 bits
Mode select data	:	4 bits



2) Correspondence between segment outputs and shift register bits

The correspondence differs depending on the PLA code.

This table shows an example when using the product with general purpose code "-01". By changing the PLA code, the segment output position can be changed but the bit correspondence cannot be changed.

	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	SEGn
D:+	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	GRID1
DIL	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	GRID2

3)	Digital Dimming Data	Inpu	ıt Mode
	Input data	:	16 bits
	Digital dimming data	:	11 bits
	Mode select data	:	4 bits

Bit	64 xx	63 11	62 10	61 9	60 8	59 7	58 6	57 5	56 4	55 3	54 2	53 1	52 M 3	51 M 2	50 M 1	49 M 0	First In
MSB LSB Dimming Data Mode Data																	
(1	/ISB)				INP	UT D/	ATA				(LS	SB)	DUT	CYC	LE		
Х	(() () () () () () () () () () ()	0/	2048			
Х	(() () () () () () () () () () -	1	1/	2048			
Х	(·	1 -	1 1		1 1	•	1 1	() () () ()	203	2/204	8		
														-			
X	(.	1 .	1 1		1 1	-	1 1		-	1 1	1	1	203	2/204	8		

Mode	М3	M2	M1	M0	Function
S1	0	0	0	0	Display Data Input
S2	0	0	1	1	Analog Dimming Select
S3	0	1	0	1	Digital Dimming Select
S4	0	0	0	1	Digital Dimming Data Input & Digital Dimming Select
S5	0	1	1	1	Keyscan Data Output
S6	0	1	1	0	Display Data Input & Keyscan Data Output
S7	0	0	1	0	Display Data Input & Analog Dimming Select
S8	0	1	0	0	Display Data Input & Digital Dimming Select
S9	1	0	0	0	Keyscan Data Output & Keyscan Stop
SA	1	0	0	1	Keyscan S _{TOP}

4) Function Mode

note: Other combinations are used for test modes	Note:	Other	combinations	are used	for test	modes.
--	-------	-------	--------------	----------	----------	--------

5) Analog Dimming Mode

Analog dimming is automatically selected when the V_{PARK} pin is set to the high level after power-on. Therefore, when digital dimming is used, mode setting is required before the V_{PARK} pin is set to the high level.

The output duty ratio for analog dimming is 12.5% maximum. The correspondence between threshold voltage and output duty ratio is programmed by the mask.

A table is given later as a model, showing the correspondence between threshold dimming voltage and pulse width modulation (PWM) duty cycle when using the product with general purpose code "-01".

Note the following when setting analog dimming with a new general purpose code:

- 1. The number of steps is 52 when the output duty ratio is a maximum of 12.5%.
- 2. The setting value for threshold voltage (input voltage to V_{DIM}) must not exceed 5V. If a voltage greater than 5V is input, the IC may not operate normally.
- 3. The setting voltage for each step ranges from 20mV to 150mV. However, only step No. 1 has the different range of 20mV to 3V.



Keyscan

Keyscanning is started only when depression or release of any key is detected in order to minimize noise caused by scanning signal. Then, keyscanning is continued until the keyscan stop mode signal is sent from a microcomputer. The INT pin goes to the high level at the completion of 1-cycle scanning after the keyscan start, so the (high level) signal sent from the INT pin can be used as an interrupt signal.

[Keyscan Timing]



Note: Keyscanning cannot be stopped by selecting the keyscan stop mode only once if: - keyscanning is started after depression or release of any key is detected, and then - a key is depressed or released again before the keyscan stop mode is selected.

To stop keyscanning, it is required to select the keyscan stop mode once again.

OKI Semiconductor

[Example]

A) When Key Input Status is Changed



B) When Key Input Status is Changed before Keyscan Stop Mode Select



*1: Keyscanning resumes after short period of keyscan stop.

Keyscan Data Output

When keyscan data output mode is selected, "DATA I/O" pin is changed to an output mode. Then, 30 bits of keyscan data come out from "DATA I/O" pin synchronizing with the rising edge of the clock. After the completion of 30 bits data output, the IC returns to the display data input mode synchronizing with the falling edge of CS.

[Data Format]

1) Keyscan Data Stop Mode

Since the DATA I/O pin goes to the output mode after the keyscan stop mode signal is received, be sure to output the keyscan data.

Input data				:	: 16 bits															
	Mode	e sele	ct da	nta	:	: 4 bits														
	Bit	64	63	62	61	60	59	58	3 5	7 5	6	55	54	53	52	5	1	50	49	First In
		XX	ХХ	ХХ	XX	XX	XX	XX	(X	x >	x	xx	ΧХ	XX	M	Ν	Λ	Μ	М	
															3		2	1	0	
															1					
															1	Mo	nde l	Data		
																IVIC		Jata		
2)	Keyse	an D	ata	Outp	out N	lode	ē													
	Input	data		1		:	30 b	oits												
	Outp	ut da	ta			:	30 b	oits												
		CLO	ск∣ :	30 3	29	28		9	8	7	6	5		4	3	2	1	F	irst O	ut
				S	S	S		S	S	S	S	S	; .	S	S	S	S	٦,		n Data
			4	45 4	44	43		12	11	10	05	04	4 (03	02	01	00	ľ	leysca	n Dala
	S x	Χ																		
	\uparrow	\uparrow																		

ROW COLUMN

3) Key switch matrix for COLUMN input and ROW output



GRID/SEG Driver Operation and Digital/Analog Dimming Operation

Figure 5 shows the output timing of the GRID and SEG driver when the V_{PARK} is the "H" level.

Figure 6 shows the output timing of the GRID and SEG drivers for the digital diming mode operation.

Figure 7 shows the output timing of the GRID and SEG drivers for the analog dimming mode operation.





Note: 1 bit time = T_{OSC} (4/f_{OSC}) = 1.2µs (typ.)



Figure 6 GRID and SEG Output Timing (Digital Dimming Mode)

- Notes: 1. Shown above is the timing in the digital dimming mode with the duty cycle of 2032/ 2048 at V_{PARK} = "L".
 - 2. The length of time that the grids and the segments are turned on is specified with respect to 11 bits of the ditigal dimming data.
 - 3. 1 bit time = $T_{OSC} (4/f_{OSC}) = 1.2 \mu s$ (typ.)



Figure 7 GRID and SEG Output Timing (Analog Dimming Mode)

- Notes: 1. Shown above is the timing for the GRID and SEG Drivers in the analog dimming mode at V_{PARK} = "L".
 - 2. 1 bit time = T_{OSC} (4/ f_{OSC}) = 1.2µs (typ.)

PLA Code Table



MCC1000 01
101361200-01
10010001001

PIN NAME	OUTPUT	PIN NAME	OUTPUT	PIN NAME	OUTPUT
SEG1	BIT 1, 31	SEG11	BIT 11, 41	SEG21	BIT 21, 51
SEG2	BIT 2, 32	SEG12	BIT 12, 42	SEG22	BIT 22, 52
SEG3	BIT 3, 33	SEG13	BIT 13, 43	SEG23	BIT 23, 53
SEG4	BIT 4, 34	SEG14	BIT 14, 44	SEG24	BIT 24, 54
SEG5	BIT 5, 35	SEG15	BIT 15, 45	SEG25	BIT 25, 55
SEG6	BIT 6, 36	SEG16	BIT 16, 46	SEG26	BIT 26, 56
SEG7	BIT 7, 37	SEG17	BIT 17, 47	SEG27	BIT 27, 57
SEG8	BIT 8, 38	SEG18	BIT 18, 48	SEG28	BIT 28, 58
SEG9	BIT 9, 39	SEG19	BIT 19, 49	SEG29	BIT 29, 59
SEG10	BIT 10, 40	SEG20	BIT 20, 50	SEG30	BIT 30, 60

V _{DIM} Threshold Dimming Volta	age VS. PWM Du	uty Cycle (Typical Value)
--	----------------	---------------------------

Puise Step Number PWM Duty Cycle Threshold Votage Puise Step Number PWM Duty Cycle Threshold Votage 52 256/2048 12.5 4.200 26 56/2048 2.73 3.000 51 240/2048 11.7 4.130 25 52/2048 2.34 2.950 50 224/2048 10.9 4.070 23 46/2048 2.34 2.850 48 192/2048 9.38 3.930 22 44/2048 2.15 2.820 47 184/2048 8.98 3.890 20 40/2048 1.95 2.770 46 176/2048 8.59 3.850 19 38/2048 1.86 2.710 44 160/2048 7.81 3.770 17 34/2048 1.66 2.650 42 144/2048 7.03 3.680 15 30/2048 1.66 2.680 41 136/2048 6.64 3.625 14 28/2048 1.37 2.540 39								V _{DD} =12.8V
Number Pulse Count % Windge Pulse Count % Windge 52 256/2048 12.5 4.200 26 56/2048 2.73 3.000 51 240/2048 11.7 4.130 25 52/2048 2.34 2.950 49 208/2048 10.2 4.000 23 46/2048 2.34 2.850 48 192/2048 9.38 3.930 22 44/2048 2.05 2.820 48 192/2048 9.38 3.930 21 42/2048 2.05 2.770 46 176/2048 8.59 3.850 19 38/2048 1.86 2.740 43 152/2048 7.81 3.770 17 34/2048 1.66 2.680 44 160/2048 6.64 3.625 14 28/2048 1.66 2.650 441 136/2048 6.64 3.625 14 28/2048 1.37 2.540 39 120/2048	Pulse Step	PWM Duty	Cycle	Threshold	Pulse Step	PWM Duty	Cycle	Threshold
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number	Pulse Count	%	Vref	Number	Pulse Count	%	3 000
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	52	256/2048	12.5	4 200	26	56/2048	2.73	2 950
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	51	240/2048	11.7	4.200	25	52/2048	2.54	2.000
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	50	224/2048	10.9	4.130	24	48/2048	2.34	2.300
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	49	208/2048	10.2	4.070	23	46/2048	2.25	2.000
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	48	192/2048	9.38	4.000	22	44/2048	2.15	2.820
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	47	184/2048	8.98	3.930	21	42/2048	2.05	2.000
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	46	176/2048	8.59	3.890	20	40/2048	1.95	2.770
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	45	168/2048	8.20		19	38/2048	1.86	2.740
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	44	160/2048	7.81		18	36/2048	1.76	2.710
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	43	152/2048	7.42	3.770	17	34/2048	1.66	2.000
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	42	144/2048	7.03	0.720	16	32/2048	1.56	2.000
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	41	136/2048	6.64	3.000	15	30/2048	1.46	2.010
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	40	128/2048	6.25	0.500	14	28/2048	1.37	2.580
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	39	120/2048	5.86	3.580	13	26/2048	1.27	2.540
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	38	112/2048	5.47	3.525	12	24/2048	1.17	2.500
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	37	104/2048	5.08	3.460	11	23/2048	1.12	2.470
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	36	96/2048	4.69	3.400	10	22/2048	1.07	2.450
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	35	92/2048	4.49	3.340	9	21/2048	1.03	2.430
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	34	88/2048	4.30	3.305	8	20/2048	0.98	2.410
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	33	84/2048	4.10	3.270	7	19/2048	0.93	2.390
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	32	80/2048	3.91	3.240	6	18/2048	0.88	2.370
30 72/2048 3.52 3.160 4 16/2048 0.78 2.320 29 68/2048 3.32 3.120 3 15/2048 0.78 2.295 28 64/2048 3.13 3.040 2 14/2048 0.68 2.245 27 60/2048 2.93 0 0 0.000 0.000	31	76/2048	3.71	3.200	5	17/2048	0.83	2.340
29 68/2048 3.32 3.120 3 15/2048 0.73 2.295 28 64/2048 3.13 3.080 2 14/2048 0.68 2.270 27 60/2048 2.93 2.93 0 0.000 0.000	30	72/2048	3.52	3.160	4	16/2048	0.78	2.320
28 64/2048 3.13 3.080 2 14/2048 0.68 2.270 27 60/2048 2.93 3.040 1 13/2048 0.63 2.245 0 0 0 0 0 0 0 0	29	68/2048	3.32	3.120	3	15/2048	0.73	2.295
27 60/2048 2.93 3.040 1 13/2048 0.63 2.245 0	28	64/2048	3.13	3.080	2	14/2048	0.68	2.270
2.93 0 0.000	27	60/2048	2.93	3.040	1	13/2048	0.63	2.245
				2.93	0			0.000

Note: A threshold voltage more than 5V cannot be set.

APPLICATION CIRCUITS

(A) Digital Dimming



(B) Analog Dimming



(Unit : mm)

PACKAGE DIMENSIONS

QFP56-P-910-0.65-2K 14.5 ± 0.2 10.5 ± 0.1 29 (42) (28) (43) 0.53 TYP. 13.5± 0.2 9.5±0.1 (15) 2.0 ± 0.2 0.2 2.25 MAX. 1.85± <u>(</u>14) INDEX MARK 0.65 Mirror finish 0.32 +0.08 0~10° 1.03 TYP. 0.1~0.3 0.25 1.2 TYP. 0.17 ± 0.05 1.25 ± 0.15 SEATING PLANE 0.10 Package material Epoxy resin Lead frame material 42 alloy Solder plating Pin treatment Solder plate thickness $5 \,\mu m$ or more Package weight (g) 0.43 TYP.

Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).