## GENERAL DESCRIPTION

The MSC1200-xx/1200V-xx is a Bi-CMOS display driver for 1/2-duty vacuum fluorescent display tube. This device consists of a 64-bit shift register, latches, an analog dimming circuit, a digital dimming circuit, a keyscan circuit, and drivers.

The interface with a microcomputer can be done only with four signal lines (CS, DATA I/O, CLOCK, and INT). Also, the DATA I/O and CLOCK signal lines can be shared with other peripherals by using the chip select function.

Also available is the MSC1200-01/1200V-01, a model with the general purpose code "-01".
Products with custom code are manufactured according to customer orders.

## FEATURES

- Power supply voltage : 8 V to 18 V (built-in 5 V regulator for logic)
- Operating temperature range : $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- 30-segment driver outputs ( $\mathrm{I}_{\mathrm{OH}}=-6 \mathrm{~mA}$ at $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{DD}}-0.8 \mathrm{~V}$ )
- Built-in analog dimming circuit (PWM: $12.5 \%$ Max at 6 -bit resolution)
- Built-in digital dimming circuit (11-bit resolution)
- Built-in $5 \times 6$ keyscan circuit
- Built-in RC oscillation circuit (external R and C)
- Built-in power-on-reset circuit.
- Shift register outputs and segment outputs can be set arbitrary. ( $32 \times 32$-bit PLA that is programmable by mask option is built in)
- The product name differs depending on the bonding option pin selected:

PWM OUT/BLANK IN : MSC1200-xx
DATA OUT : MSC1200V-xx

- Package :

56-pin plastic QFP (QFP56-P-910-0.65-2K) (Product name: MSC1200-xxGS-2K/MSC1200V-xxGS-2K) xx indicates the code number.

## BLOCK DIAGRAM



## INPUT AND OUTPUT CONFIGURATION

- Schematic Diagrams of Logic Portion Input Circuit

- Schematic Diagrams of Logic Portion Input • Schematic Diagrams of Logic Portion Input/ Circuit 2 Output Circuit

- Schematic Diagrams of Logic Portion Output • Schematic Diagrams of Driver Output Circuit Circuit



## PIN CONFIGURATION (TOP VIEW)


*1 Bonding option pin (DATA OUT or PWM OUT/ $\overline{\text { BLANK IN }})$

## PIN DESCRIPTIONS

| Pin | Symbol | Type | Description |
| :---: | :---: | :---: | :---: |
| 1 | $V_{D D}$ | - | Power Supply |
| 2 | $V_{\text {PARK }}$ | 1 | Day/night switching pin. When the high level is input, the IC enters the night mode and the value determined by the analog or digital dimming circuit is used as the output duty. When the low level is input, the IC enters the day mode and the output duty is about $100 \%$. |
| 3 | VIIM | 1 | Analog voltage input for determining the analog dimming value. When the analog dimming circuit is used, the output duty is determined by the analog voltage to be input to this pin. When only the digital dimming circuit is used, pull down this pin to GND. |
| 4 | CS | 1 | Chip select input. Only when the high level is input to this pin, interfacing with a microcomputer is available through "CLOCK" and "DATA I/O" pins. Therefore, 2 signal lines of "CLOCK" and "DATA I/O" can be shared with other peripherals. |
| 5 | CLOCK | 1 | Serial clock input. Data is input-output through "DATA I/O" pin at the rising edge of the serial clock. |
| 6 | DATA I/O | 1/0 | Serial data input-output. This pin enters output mode only when the keyscan mode is selected. It enters input mode when other mode is selected. |
| 7 | INT | 0 | Interrupt signal output to microcomputer. When any key is pressed or released, key scanning is started. After the completion of the one cycle, this pin goes to the high level and keeps the high level until keyscan stop mode is selected. |
| 8 | TEST1 | 1 | Test signal input. As this pin has a built-in pull-up resistor, it must be left open or pulled up in the normal operation mode. When the low level is input to this pin, SEG1-30 go to the high level, and $\overline{\text { GRID1 }}$ and $\overline{\text { GRID2 }}$ go to the low level. (All segments go on.) |
| 9 | DATA OUT (Option) | 0 | Serial data output. Selecting this pin specifies the MSC1200V-xx. The data from DATA I/O is shifted out on the rising edge of the shift clock with a delay of 64 bits in the shift register. This pin can be used for connecting the IC with a LED driver in series. |
| 9 | $\frac{\text { PWM OUT// }}{\frac{\text { BLANK IN }}{\text { (Option) }}}$ | 1/0 | When the $V_{\text {PARK }}$ pin is at the high level, the pulse with the duty ratio determined by the analog or digital dimming circuit is output through this pin. When this pin is at the low level, the pulse with the duty ratio determined by external circuit is input to this pin. This pin has an internal active pull-up resistor, which becomes active only when the $V_{\text {park }}$ pin is at the low level. When the $V_{\text {PARK }}$ pin is at the low level, this pin receives blanking signal from external circuits, so that output duty cycle can be controlled. Selecting this pin specifies the MSC1200-xx. |


| Pin | Symbol | Type | Description |
| :---: | :---: | :---: | :--- |
| $10-15$ | $\overline{\text { COLUMN }}$ | I | Return inputs from key matrix switch. A pull-up resistor is internally <br> connected to each of these pins so that they are at the high level except when <br> the low level is input by depression of a key. These pins are "L" active. |
| $16-20$ | ROW0-4 | 0 | Key switch scanning outputs. Normally the low level is output through these <br> pins. When any key is depressed or released, keyscanning is started and is <br> continued until keyscan stop mode is selected. When the keyscan stop mode <br> is selected and then keyscanning is stopped, all outputs of ROW0-4 go back <br> to the low level. |
| 21,49 | GND | - | Ground |
| 22,23 | OSCO <br> OSC1 | $1 / 0$ | Connecting pins for RC oscillation circuit. Connect a resistor between OSC1 <br> and OSCO, and a capacitor between OSCO and ground. |
| $24-48$, | SEG1-30 | 0 | Segment signal output. Signals for driving VF display tube are output <br> through these pins. |
| $50-54$ | $\overline{\text { GRID1,2 }}$ | 0 | Grid signal output. Signals for driving VF display tube are output through <br> these pins. Signals inverted with respect to grid signals are output. <br> Normally, these pins are connected to the external grid driver (PNP transistor <br> etc.) inputs. |
| 55,56 |  |  |  |

## ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Condition | Rating | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | - | -0.3 to +20 | V |
| Input Voltage (1) | $\mathrm{V}_{\text {IN1 }}$ | All inputs except $\mathrm{V}_{\text {PARK }}$ | -0.3 to +6 | V |
| Input Voltage (2) | $\mathrm{V}_{\text {IN2 }}$ | $\mathrm{V}_{\text {PARK }}$ | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Storage Temperature | $\mathrm{T}_{\mathrm{STG}}$ | - | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ | $\mathrm{Ta}=85^{\circ} \mathrm{C}$ | 400 | mW |

## RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | - | 8 | - | 18 | V |
| High Level Input Voltage (1) | $\mathrm{V}_{\mathrm{IH} 1}$ | All inputs except $\mathrm{V}_{\text {PARK }} \&$ OSCO | 3.8 | - | 5.5 | V |
| High Level Input Voltage (2) | $\mathrm{V}_{\mathrm{IH} 2}$ | $\mathrm{~V}_{\text {PARK }}$ | 3.8 | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| High Level Input Voltage (3) | $\mathrm{V}_{\mathrm{IH} 3}$ | OSCO | 4.5 | - | 5.5 | V |
| Low Level Input Voltage (1) | $\mathrm{V}_{\mathrm{IL} 1}$ | All inputs except 0SCO | 0 | - | 0.8 | V |
| Low Level Input Voltage (2) | $\mathrm{V}_{\mathrm{IL2}}$ | OSCO | 0 | - | 0.5 | V |
| Clock Frequency | $\mathrm{f}_{\mathrm{C}}$ | - | - | - | 250 | kHz |
| OSC Frequency | $\mathrm{f}_{\text {OSC }}$ | $\mathrm{R}=4.7 \mathrm{k} \Omega, \mathrm{C}=10 \mathrm{pF}$ | - | 3.3 | - | MHz |
| Frame Frequency | $\mathrm{f}_{\mathrm{FR}}$ | $\mathrm{f}_{\text {OSC }}=3 \mathrm{MHz}$ | - | 201 | - | Hz |
| Operating Temperature | $\mathrm{T}_{\text {op }}$ | - | -40 | - | +85 | ${ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS

DC Characteristics
$\left(\mathrm{Ta}=-40\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=8$ to 18 V )

| Parameter | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| High Level Input Voltage (1) *1 | $\mathrm{V}_{\mathrm{HH} 1}$ | - | 3.8 | 5.5 | V |
| High Level Input Voltage (2) *9 | $\mathrm{V}_{\mathrm{H} 2}$ | - | 3.8 | $V_{D D}$ | V |
| High Level Input Voltage (3) *2 | $\mathrm{V}_{\text {HH3 }}$ | - | 4.5 | 5.5 | V |
| Low Level Input Voltage (1) *10 | $V_{\text {IL1 }}$ | - | 0 | 0.8 | V |
| Low Level Input Voltage (2) *2 | $\mathrm{V}_{\text {IL2 }}$ | - | 0 | 0.5 | V |
| High Level Input Current (1) *3 | $\mathrm{I}_{\mathbf{H} 1}$ | $\mathrm{V}_{1 H 1}=5.0 \mathrm{~V}$ | -5 | 5 | $\mu \mathrm{A}$ |
| High Level Input Current (2) *4 | $\mathrm{I}_{\mathbf{H} 2}$ | $\mathrm{V}_{1 \mathrm{H} 2}=5.0 \mathrm{~V}$ | -30 | 30 | $\mu \mathrm{A}$ |
| High Level Input Current (3) *5 | ІІнз | $\mathrm{V}_{\mathrm{HH} 3}=5.0 \mathrm{~V}$ | -80 | 80 | $\mu \mathrm{A}$ |
| Low Level Input Current (1) *3 | $1 / 11$ | $\mathrm{V}_{\text {IL1 }}=0 \mathrm{~V}$ | -5 | -5 | $\mu \mathrm{A}$ |
| Low Level Input Current (2) *4 | ILL2 | $\mathrm{V}_{\mathrm{LL} 2}=0 \mathrm{~V}$ | -160 | -15 | $\mu \mathrm{A}$ |
| Low Level Input Current (3) *5 | ILL3 | $\mathrm{V}_{\mathrm{IL} 3}=0 \mathrm{~V}$ | -0.6 | 0.1 | mA |
| Input Leakage Current *6 | IIL | $\mathrm{V}_{1}=0$ to 5.5 V | -10 | 10 | $\mu \mathrm{A}$ |
| High Level Output Voltage (1)*7 | $\mathrm{V}_{\text {OH1 }}$ | $\mathrm{V}_{\mathrm{DD}}=9.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH} 1}=-6 \mathrm{~mA}$ | $\begin{gathered} \hline V_{D D} \\ -0.8 \end{gathered}$ | - | V |
| High Level Output Voltage (2)*8 | $\mathrm{V}_{\mathrm{OH} 2-1}$ | $V_{D D}=9.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH} 2}=-200 \mu \mathrm{~A}$ | 4 | 6 | V |
|  | $\mathrm{V}_{\mathrm{OH} 2-2}$ | $V_{\text {DD }}=9.5 \mathrm{~V}$, Output Open | 4.5 | 6 | V |
| Low Level Output Voltage (1) *7 | $\mathrm{V}_{011-1}$ | $V_{\text {DD }}=9.5 \mathrm{~V}, \mathrm{I}_{0 L 1-1}=500 \mu \mathrm{~A}$ | - | 2 | V |
|  | $\mathrm{V}_{\text {OLI-2 }}$ | $V_{D D}=9.5 \mathrm{~V}, \mathrm{I}_{0 L 1-2}=200 \mu \mathrm{~A}$ | - | 1 | V |
|  | $\mathrm{V}_{011-3}$ | $V_{D D}=9.5 \mathrm{~V}, \mathrm{I}_{0 L 1-3}=2 \mu \mathrm{~A}$ | - | 0.3 | V |
| Low Level Output Voltage (2) *8 | $\mathrm{V}_{\text {OL2 }}$ | $V_{D D}=9.5 \mathrm{~V}, \mathrm{I}_{0 L 2}=200 \mu \mathrm{~A}$ | - | 0.8 | V |
| Power Supply Current | IDD | $\mathrm{f}_{\text {OSC }}=3.3 \mathrm{MHz}$, No load | - | 20 | mA |

*1 Applicable to all input pins (except $\mathrm{V}_{\text {PARK }}$ and OSC0 pins)
*2 Applicable to OSC0 pin
*3 Applicable to CLOCK, DATA I/O, CS, and V VARK
*4 Applicable to $\overline{\text { COLUMN0 }}$ to COLUMN5 and PWM OUT/ $\overline{\text { BLANK IN }}$ pins
*5 Applicable to TEST1 pin
*6 Applicable to V VIM pin
*7 Applicable to SEG1 to SEG30, $\overline{\text { GRID1, and }} \overline{\text { GRID2 }}$ pins
*8 Applicable to ROW0 to ROW4, DATA I/O, PWMOUT/BLANK IN, DATAOUT, and INT pins.
*9 Applicable to $V_{\text {PARK }}$ pin
*10 Applicable to all input pins (except OSC0)

## AC Characteristics

( $\mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=8$ to 18 V )

| Parameter | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillation Frequency | $\mathrm{fosc}^{\text {c }}$ | $\mathrm{R}=4.7 \mathrm{k} \Omega \pm 1 \%, \mathrm{C}=10 \mathrm{pF} \pm 5 \%$ | 2 | 4.66 | MHz |
| Input Frequency to OSCO from Outside | foscl | External input only | 2.4 | 3.7 | MHz |
| Frame Frequency | $\mathrm{f}_{\text {FR }}$ | - | 122 | 284 | Hz |
| PWM OUT Frequency | $f_{\text {PWm }}$ | - | 244 | 568 | Hz |
| Clock Frequency | $\mathrm{f}_{\mathrm{C}}$ | - | - | 250 | kHz |
| Clock Pulse Width | tcw | - | 1.3 | - | $\mu \mathrm{s}$ |
| Data Setup Time | tDS | - | 1 | - | $\mu \mathrm{s}$ |
| Data Hold Time | $t_{\text {DH }}$ | - | 200 | - | ns |
| CS Pulse Width | tcsw | - | 68 | - | $\mu \mathrm{s}$ |
| CS Off Time | tcsL | - | 30 | - | $\mu \mathrm{S}$ |
| CS Setup Time CS - Clock Time | ${ }_{\text {t CSH }}$ | - | 2 | - | $\mu \mathrm{S}$ |
| CS Hold Time Clock - CS Time | ${ }_{\text {t CSH }}$ | - | 2 | - | $\mu \mathrm{S}$ |
| Data Output Delay Clock - Data output Time | tpd | - | - | 1 | $\mu \mathrm{s}$ |
| SEG \& GRID Output Delay from CS | tods | $\mathrm{Cl}=100 \mathrm{pF}$ | - | 8 | $\mu \mathrm{S}$ |
| Slew Rate (All Drivers) | $t_{R}$ | $\begin{gathered} \mathrm{CI}=100 \mathrm{pF}, \mathrm{t}=20 \% \text { to } 80 \% \text { or } \\ 80 \% \text { to } 20 \% \text { of } \mathrm{V}_{\mathrm{DD}} \end{gathered}$ | - | 5 | $\mu \mathrm{S}$ |
| CS Time at Power-on | tpcs | - | 300 | - | $\mu \mathrm{s}$ |
| Hold Time at Power-off | tpof | When mounted on the unit $V_{D D}=0.0 \mathrm{~V}$ | 5 | - | ms |
| Rise Time at Power-on | tpRZ | When mounted on the unit | - | 100 | $\mu \mathrm{S}$ |

## Dimming Characteristics

- DC characteristics

| $\left(T a=-40\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=8$ to 18 V$)$ |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Condition | Min. | Typ. | Max. | Unit |  |  |  |
| D/A Output Voltage Error | - | - | - | $\pm 3$ | $\%$ |  |  |  |
| Reference Voltage Accuracy | Note 1 | - | - | $\pm 6$ | $\%$ |  |  |  |

Note: 1. Reference voltage is 6.6 V typical.

## Keyscan Characteristics

| $\left(\mathrm{Ta}=-40 \mathrm{to}+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=8\right.$ to 18 V$)$ |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Parameter | Condition | Min. | Typ. | Max. | Unit |
| Keyscan Cycle Time | $\mathrm{f}_{\mathrm{SSc}}=3.3 \mathrm{MHz}$ | 275 | 390 | 640 | $\mu \mathrm{~s}$ |
| Keyscan Pulse Width | $\mathrm{f}_{\mathrm{OSC}}=3.3 \mathrm{MHz}$ | 55 | 78 | 128 | $\mu \mathrm{~s}$ |

## TIMING DIAGRAM



Figure 1 Data Input Timing


Figure 2 Data Output Timing

## TIMING DIAGRAM (Continued)



Figure 3 Power-On Timing


Figure 4 SEG \& GRID Output Timing

## FUNCTIONAL DESCRIPTION

## Power-on Reset

The IC is initialized by the built-in power-on reset circuit at power-on. The status of the internal circuit after initialization is as follows;

1) Shift registers and latches are reset.
2) Analog dimming is selected.
3) Digital dimming data register is reset.
4) Display data input mode is selected.

## Data Input

Data input is valid only when the high level is applied to the "CS" pin. Input data is input into the shift register through "DATA I/O" pin at the rising edge of CLOCK. The data is automatically loaded to latches at the falling edge of "CS" signal.

## [Data Format]

1) Display Data Input Mode

Input data : 64 bits
VF display data : 60 bits
Mode select data : 4 bits

2) Correspondence between segment outputs and shift register bits

The correspondence differs depending on the PLA code.
This table shows an example when using the product with general purpose code "-01".
By changing the PLA code, the segment output position can be changed but the bit correspondence cannot be changed.

3) Digital Dimming Data Input Mode

Input data $: 16$ bits
Digital dimming data : 11 bits
Mode select data : 4 bits


| (MSB) |  | INPUT DATA |  |  |  |  |  |  |  | (LSB) |  | DUTY CYCLE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0/2048 |
| X | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1/2048 |
|  |  |  |  |  |  |  |  |  |  |  |  | ! |
| X | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 2032/2048 |
|  |  |  |  |  |  |  |  |  |  |  |  | , |
| X | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 2032/2048 |

4) Function Mode

| Mode | M3 | M2 | M1 | M0 | Function |
| :---: | :---: | :---: | :---: | :---: | :--- |
| S1 | 0 | 0 | 0 | 0 | Display Data Input |
| S2 | 0 | 0 | 1 | 1 | Analog Dimming Select |
| S3 | 0 | 1 | 0 | 1 | Digital Dimming Select |
| S4 | 0 | 0 | 0 | 1 | Digital Dimming Data Input \& Digital Dimming Select |
| S5 | 0 | 1 | 1 | 1 | Keyscan Data Output |
| S6 | 0 | 1 | 1 | 0 | Display Data Input \& Keyscan Data Output |
| S7 | 0 | 0 | 1 | 0 | Display Data Input \& Analog Dimming Select |
| S8 | 0 | 1 | 0 | 0 | Display Data Input \& Digital Dimming Select |
| S9 | 1 | 0 | 0 | 0 | Keyscan Data Output \& Keyscan Stop |
| SA | 1 | 0 | 0 | 1 | Keyscan STop |

Note: Other combinations are used for test modes.

## 5) Analog Dimming Mode

Analog dimming is automatically selected when the $V_{\text {PARK }}$ pin is set to the high level after power-on. Therefore, when digital dimming is used, mode setting is required before the $V_{\text {PARK }}$ pin is set to the high level.
The output duty ratio for analog dimming is $12.5 \%$ maximum. The correspondence between threshold voltage and output duty ratio is programmed by the mask.
A table is given later as a model, showing the correspondence between threshold dimming voltage and pulse width modulation (PWM) duty cycle when using the product with general purpose code "-01".

Note the following when setting analog dimming with a new general purpose code:

1. The number of steps is 52 when the output duty ratio is a maximum of $12.5 \%$.
2. The setting value for threshold voltage (input voltage to $\mathrm{V}_{\text {DIM }}$ ) must not exceed 5 V . If a voltage greater than 5 V is input, the IC may not operate normally.
3. The setting voltage for each step ranges from 20 mV to 150 mV . However, only step No. 1 has the different range of 20 mV to 3 V .


## Keyscan

Keyscanning is started only when depression or release of any key is detected in order to minimize noise caused by scanning signal. Then, keyscanning is continued until the keyscan stop mode signal is sent from a microcomputer. The INT pin goes to the high level at the completion of 1-cycle scanning after the keyscan start, so the (high level) signal sent from the INT pin can be used as an interrupt signal.
[Keyscan Timing]


Note: Keyscanning cannot be stopped by selecting the keyscan stop mode only once if:

- keyscanning is started after depression or release of any key is detected, and then
- a key is depressed or released again before the keyscan stop mode is selected.

To stop keyscanning, it is required to select the keyscan stop mode once again.
[Example]
A) When Key Input Status is Changed

B) When Key Input Status is Changed before Keyscan Stop Mode Select

*1: Keyscanning resumes after short period of keyscan stop.

## Keyscan Data Output

When keyscan data output mode is selected, "DATA I/O" pin is changed to an output mode. Then, 30 bits of keyscan data come out from "DATA I/O" pin synchronizing with the rising edge of the clock. After the completion of 30 bits data output, the IC returns to the display data input mode synchronizing with the falling edge of CS.
[Data Format]

1) Keyscan Data Stop Mode

Since the DATA I/O pin goes to the output mode after the keyscan stop mode signal is received, be sure to output the keyscan data.
Input data
: 16 bits
Mode select data : 4 bits

Bit | 64 | 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | First In |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| xx | xx | xx | xx | xx | xx | xx | xx | xx | xx | xx | xx | M | M | M | M |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

2) Keyscan Data Output Mode

Input data : 30 bits
Output data : 30 bits

| CLOCK | 30 | 29 | 28 | $\cdots .$. | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | First Out |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- | :--- |
|  | S | S | S | $\cdots .$. | S | S | S | S | S | S | S | S | S | Keyscan Data |
|  | 45 | 44 | 43 |  | 12 | 11 | 10 | 05 | 04 | 03 | 02 | 01 | 00 |  |

## $S \times x$ <br> $\uparrow \uparrow$ <br> ROW COLUMN

3) Key switch matrix for $\overline{\text { COLUMN }}$ input and ROW output


## GRID/SEG Driver Operation and Digital/Analog Dimming Operation

Figure 5 shows the output timing of the GRID and SEG driver when the $V_{\text {PARK }}$ is the " H " level.
Figure 6 shows the output timing of the GRID and SEG drivers for the digital diming mode operation.

Figure 7 shows the output timing of the GRID and SEG drivers for the analog dimming mode operation.


Figure 5 GRID and SEG Output Timing (VPARK="H")
Note: 1 bit time $=\mathrm{T}_{\mathrm{OSC}}\left(4 / \mathrm{f}_{\mathrm{OSC}}\right)=1.2 \mu \mathrm{~s}$ (typ.)


Figure 6 GRID and SEG Output Timing (Digital Dimming Mode)
Notes: 1. Shown above is the timing in the digital dimming mode with the duty cycle of 2032/ 2048 at $V_{\text {PARK }}=$ "L".
2. The length of time that the grids and the segments are turned on is specified with respect to 11 bits of the ditigal dimming data.
3. 1 bit time $=\mathrm{T}_{\mathrm{OSC}}\left(4 / \mathrm{f}_{\mathrm{OSC}}\right)=1.2 \mu \mathrm{~s}$ (typ.)


Figure 7 GRID and SEG Output Timing (Analog Dimming Mode)
Notes: 1. Shown above is the timing for the GRID and SEG Drivers in the analog dimming mode at $V_{\text {PARK }}=$ "L".
2. 1 bit time $=\mathrm{T}_{\mathrm{OSC}}\left(4 / \mathrm{f}_{\mathrm{OSC}}\right)=1.2 \mu \mathrm{~s}$ (typ.)

## PLA Code Table

MSC1200-01
MSC1200V-01
SEG
SEG
SEG
SEG
SEG 5
SEG 6
SEG
SEG 8
SEG 9
SEG 10
SEG 11
SEG 12
SEG 13
SEG 14
SEG 15
SEG 16
SEG 17
SEG 18
SEG 19
SEG 20
SEG 21
SEG 22
SEG 23
SEG 24
SEG 25
SEG 26
SEG 27
SEG 28
SEG 29
SEG 30





| PIN NAME | OUTPUT | PIN NAME | OUTPUT | PIN NAME | OUTPUT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SEG1 | BIT 1, 31 | SEG11 | BIT 11, 41 | SEG21 | BIT 21, 51 |
| SEG2 | BIT 2, 32 | SEG12 | BIT 12, 42 | SEG22 | BIT 22, 52 |
| SEG3 | BIT 3, 33 | SEG13 | BIT 13, 43 | SEG23 | BIT 23, 53 |
| SEG4 | BIT 4, 34 | SEG14 | BIT 14, 44 | SEG24 | BIT 24, 54 |
| SEG5 | BIT 5, 35 | SEG15 | BIT 15, 45 | SEG25 | BIT 25, 55 |
| SEG6 | BIT 6, 36 | SEG16 | BIT 16, 46 | SEG26 | BIT 26, 56 |
| SEG7 | BIT 7, 37 | SEG17 | BIT 17, 47 | SEG27 | BIT 27, 57 |
| SEG8 | BIT 8, 38 | SEG18 | BIT 18, 48 | SEG28 | BIT 28, 58 |
| SEG9 | BIT 9, 39 | SEG19 | BIT 19, 49 | SEG29 | BIT 29, 59 |
| SEG10 | BIT 10, 40 | SEG20 | BIT 20,50 | SEG30 | BIT 30, 60 |

## V $_{\text {DIM }}$ Threshold Dimming Voltage VS. PWM Duty Cycle (Typical Value)

$V_{D D}=12.8 \mathrm{~V}$

| Pulse Step Number | PWM Duty Cycle |  | Threshold Voltage | Pulse Step Number | PWM Duty Cycle |  | Threshold Voltage |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Pulse Count | \% |  |  | Pulse Count | \% |  |
| 52 | 256/2048 | 12.5 |  | 26 | 56/2048 | 2.73 | 3.000 |
| 51 | 240/2048 | 11.7 | 4.200 | 25 | 52/2048 | 254 | 2.950 |
| 50 | 224/2048 | 10.9 | 4.130 | 24 | 48/2048 | 23 | 2.900 |
| 49 | 208/2048 | 10.2 | 4.070 | 23 |  |  | 2.850 |
|  |  |  | 4.000 |  |  |  | 2.820 |
| 48 | 192/2048 | 9.38 | 3.930 | 22 | 44/2048 | 2.15 | 2.800 |
| 47 | 184/2048 | 8.98 | 3.930 | 21 | 42/2048 | 2.05 | 2770 |
| 46 | 176/2048 | 8.59 |  | 20 | 40/2048 | 1.95 |  |
| 45 | 168/2048 | 8.20 | 3.850 | 19 | 38/2048 | 1.86 | 2.740 |
| 44 | 160/2048 | 7.81 | 3.810 | 18 | 36/2048 | 1.76 | 2.710 |
| 43 | 152/2048 | 7.42 | 3.770 | 17 | 34/2048 | 1.66 | 2.680 |
| 42 | 144/2048 | 7.03 | 3.725 | 16 | 32/2048 | 1.56 | 2.650 |
| 41 | 136/2048 | 6.64 | 3.680 | 15 | 30/2048 | 1.46 | 2.615 |
| 40 | 128/2048 | 6.25 | 3.625 | 14 | 28/2048 | 1.37 | 2.580 |
| 39 | 120/2048 | 5.86 | 3.580 | 13 | 26/2048 |  | 2.540 |
| 38 | 112/2048 | 5.47 | 3.525 | 12 | 24/2048 |  | 2.500 |
| 37 | 104/2048 | 5.08 | 3.460 | 11 |  |  | 2.470 |
| 36 | 96/2048 | 4.69 | 3.400 | 10 |  |  | 2.450 |
| 35 | 92/2048 | 4.49 | 3.340 | 9 |  |  | 2.430 |
|  |  |  | 3.305 |  |  | 1.03 | 2.410 |
| 34 | 88/2048 | 4.30 | 3.270 | 8 | 20/2048 | 0.98 | 2.390 |
| 33 | 84/2048 | 4.10 | 3.240 | 7 | 19/2048 | 0.93 | 2.370 |
| 32 | 80/2048 | 3.91 |  | 6 | 18/2048 | 0.88 |  |
| 31 | 76/2048 | 3.71 | 3.200 | 5 | 17/2048 | 0.83 | 2.340 |
| 30 | 72/2048 | 3.52 | 3.160 | 4 | 16/2048 | 0.78 | 2.320 |
| 29 | 68/2048 | 3.32 | 3.120 | 3 | 15/2048 | 0.73 | 2.295 |
| 28 | 64/2048 | 3.13 | 3.080 | 2 | 14/2048 | 0.68 | 2.270 |
| 27 | 60/2048 | 2.93 | 3.040 | 1 | 13/2048 | 0.63 | 2.245 |
|  |  |  | 2.93 | 0 |  |  | 0.000 |

Note: A threshold voltage more than 5 V cannot be set.

## APPLICATION CIRCUITS

(A) Digital Dimming

(B) Analog Dimming


## PACKAGE DIMENSIONS

(Unit : mm)


Notes for Mounting the Surface Mount Type Package
The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.
Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

