PRELIMINARY

# FLEx72 ${ }^{\text {TM }} 3.3 \mathrm{~V} 64 \mathrm{~K} / 128 \mathrm{~K} / 256 \mathrm{~K} \times 72$ Synchronous Dual-Port RAM 

## Features

- True dual-ported memory cells that allow simultaneous access of the same memory location
- Synchronous pipelined operation
- Family of 4-Mbit, 9-Mbit and 18-Mbit devices
- Pipelined output mode allows fast operation
- 0.18-micron CMOS for optimum speed and power
- High-speed clock to data access
- 3.3V low power
-Active as low as 225 mA (typ)
—Standby as low as 55 mA (typ)
- Mailbox function for message passing
- Global master reset
- Separate byte enables on both ports
- Commercial and industrial temperature ranges
- IEEE 1149.1-compatible JTAG boundary scan
- 484-ball FBGA (1 mm pitch)
- Counter wrap around control
- Internal mask register controls counter wrap-around
-Counter-interrupt flags to indicate wrap-around
- Memory block retransmit operation
- Counter readback on address lines
- Mask register readback on address lines
- Dual Chip Enables on both ports for easy depth expansion
- Seamless Migration to Next Generation Dual Port Family


## Functional Description

The FLEx72 family includes 4-Mbit, 9-Mbit and 18-Mbit pipelined, synchronous, true dual-port static RAMs that are high-speed, low-power 3.3V CMOS. Two ports are provided, permitting independent, simultaneous access to any location in memory. The result of writing to the same location by more than one port at the same time is undefined. Registers on control, address, and data lines allow for minimal set-up and hold time.
During a Read operation, data is registered for decreased cycle time. Each port contains a burst counter on the input address register. After externally loading the counter with the initial address, the counter will increment the address internally (more details to follow). The internal write pulse width is independent of the duration of the $R / \bar{W}$ input signal. The internal write pulse is self-timed to allow the shortest possible cycle times.
A HIGH on $\overline{\text { CE0 }}$ or LOW on CE1 for one clock cycle will power down the internal circuitry to reduce the static power consumption. One cycle with chip enables asserted is required to reactivate the outputs.

Additional features include: readback of burst-counter interna address value on address lines, counter-mask registers to control the counter wrap-around, counter interrupt (CNTINT) flags, readback of mask register value on address lines, retransmit functionality, interrupt flags for message passing, JTAG for boundary scan, and asynchronous Master Reset (MRST).
The CYD18S72V device have limited features. Please see "Address Counter and Mask Register Operations ${ }^{[16] "}$ on page 6 for details.

Seamless Migration to Next Generation Dual Port Family
Cypress offers a migration path for all devices to the next-generation devices in the Dual-Port family with a compatible footprint. Please contact Cypress Sales for more details

Table 1. Product Selection Guide

| Density | $\begin{gathered} \text { 4-Mbit } \\ (64 \mathrm{~K} \times 72) \end{gathered}$ | $\begin{gathered} \text { 9-Mbit } \\ (128 \mathrm{~K} \times 72) \end{gathered}$ | $\begin{gathered} \text { 18-Mbit } \\ (256 K \times 72) \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| Part Number | CYD04S72V | CYD09S72V | CYD18S72V |
| Max. Speed (MHz) | 167 | 167 | 133 |
| Max. Access Time - clock to Data (ns) | 4.0 | 4.0 | 5.0 |
| Typical operating current (mA) | 225 | 270 | 410 |
| Package | 484-ball FBGA $23 \mathrm{~mm} \times 23 \mathrm{~mm}$ | 484-ball FBGA $23 \mathrm{~mm} \times 23 \mathrm{~mm}$ | 484-ball FBGA $23 \mathrm{~mm} \times 23 \mathrm{~mm}$ |



## Note:

1. CYD04S72V have 16 address bits, CYD09S72V have 17 address bits and CYD18S72V have 18 bits.

# 484-ball BGA <br> Top View <br> CYD04S72V / CYD09S72V / CYD18S72V 

|  |  | 2 | 3 | 4 | 5 | 6 | 7 | 9 |  | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 2122 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | NC | $\begin{gathered} \text { DQ6 } \\ 1 \mathrm{~L} \end{gathered}$ | $\begin{gathered} \text { DQ5 } \\ 9 \mathrm{~L} \end{gathered}$ | $\begin{gathered} \text { DQ5 } \\ 7 \mathrm{~L} \end{gathered}$ | $\begin{gathered} \text { DQ5 } \\ 4 \mathrm{~L} \end{gathered}$ | $\begin{gathered} \text { DQ5 } \\ 1 \mathrm{~L} \end{gathered}$ | $\begin{gathered} \mathrm{DQ4} \\ 8 \mathrm{~L} \end{gathered}$ | $\begin{gathered} \hline \text { DQ4 } \\ 5 \mathrm{~L} \end{gathered}$ | $\begin{gathered} \hline \mathrm{DQ4} \\ 2 \mathrm{~L} \end{gathered}$ | $\begin{gathered} \text { DQ3 } \\ 9 \mathrm{~L} \end{gathered}$ | $\begin{gathered} \text { DQ3 } \\ 6 \mathrm{~L} \end{gathered}$ | $\begin{gathered} \hline \mathrm{DQ3} \\ 6 \mathrm{R} \end{gathered}$ | $\begin{gathered} \hline \mathrm{DQ3} \\ 9 \mathrm{R} \end{gathered}$ | $\begin{gathered} \hline \mathrm{DQ4} \\ 2 \mathrm{R} \end{gathered}$ | $\begin{gathered} \hline \mathrm{DQ4} 4 \\ 5 \mathrm{R} \end{gathered}$ | $\begin{gathered} \hline \mathrm{DQ4} \\ 8 \mathrm{R} \end{gathered}$ | $\begin{gathered} \hline \mathrm{DQ5} \\ \text { 1R } \end{gathered}$ | $\begin{gathered} \text { DQ5 } \\ 4 \mathrm{R} \end{gathered}$ | $\begin{gathered} \text { DQ5 } \\ 7 R \end{gathered}$ | $\begin{aligned} & \text { DQ5 } \\ & 9 R \end{aligned}$ | $\begin{gathered} \hline \mathrm{DQ6} \\ 1 \mathrm{R} \end{gathered}$ | NC |
| B | $\begin{gathered} \hline \text { DQ6 } \\ \text { 3L } \end{gathered}$ | $\begin{gathered} \hline \text { DQ6 } \\ \text { 2L } \end{gathered}$ | $\begin{gathered} \text { DQ6 } \\ \text { OL } \end{gathered}$ | $\begin{gathered} \hline \text { DQ5 } \\ 8 \mathrm{~L} \end{gathered}$ | $\begin{gathered} \text { DQ5 } \\ 5 \mathrm{~L} \end{gathered}$ | $\begin{gathered} \text { DQ5 } \\ 2 \mathrm{~L} \end{gathered}$ | $\begin{gathered} \text { DQ4 } \\ 9 \mathrm{~L} \end{gathered}$ | $\begin{gathered} \hline \mathrm{DQ4} \\ 6 \mathrm{~L} \end{gathered}$ | $\begin{gathered} \text { DQ44 } \\ \text { 3L } \end{gathered}$ | $\begin{gathered} \hline \text { DQ4 } \\ \text { OL } \end{gathered}$ | $\begin{gathered} \hline \text { DQ3 } \\ 7 \mathrm{~L} \end{gathered}$ | $\begin{gathered} \text { DQ3 } \\ 7 \mathrm{R} \end{gathered}$ | $\begin{gathered} \hline \text { DQ4 } \\ \text { OR } \end{gathered}$ | $\begin{gathered} \hline \mathrm{DQ4} \\ 3 \mathrm{R} \end{gathered}$ | $\begin{gathered} \hline \mathrm{DQ4} \\ 6 \mathrm{R} \end{gathered}$ | $\begin{gathered} \hline \mathrm{DQ4} \\ 9 \mathrm{R} \end{gathered}$ | $\begin{gathered} \text { DQ5 } \\ \text { 2R } \end{gathered}$ | $\begin{gathered} \text { DQ5 } \\ 5 R \end{gathered}$ | $\begin{gathered} \hline \text { DQ5 } \\ 8 \mathrm{R} \end{gathered}$ | $\begin{gathered} \hline \text { DQ6 } \\ \text { OR } \end{gathered}$ | $\begin{gathered} \text { DQ6 } \\ 2 R \end{gathered}$ | $\begin{gathered} \hline \text { DQ6 } \\ \text { 3R } \end{gathered}$ |
| C | $\begin{gathered} \hline \text { DQ6 } \\ 5 \mathrm{~L} \end{gathered}$ | $\begin{gathered} \hline \text { DQ6 } \\ 4 \mathrm{~L} \end{gathered}$ | vSs | Vss | $\begin{gathered} \hline \text { DQ5 } \\ \hline \text { LL } \end{gathered}$ | $\begin{gathered} \hline \text { DQ5 } \\ 3 \mathrm{~L} \end{gathered}$ | $\underset{\text { OL }}{\overline{\mathrm{DQ}}}$ | $\begin{gathered} \hline \text { DQ4 } \\ 7 \mathrm{~L} \end{gathered}$ | $\underset{4 \mathrm{~L}}{\overline{\mathrm{DQ}}}$ | $\begin{gathered} \hline \mathrm{DQ4} \\ 1 \mathrm{~L} \end{gathered}$ | $\begin{gathered} \hline \text { DQ3 } \\ 8 \mathrm{~L} \end{gathered}$ | $\begin{gathered} \hline \mathrm{DQ3} \\ 8 \mathrm{R} \end{gathered}$ | $\begin{gathered} \hline \mathrm{DQ4} \\ 1 \mathrm{R} \end{gathered}$ | $\begin{gathered} \hline \mathrm{DQ4} \\ 4 \mathrm{R} \end{gathered}$ | $\begin{aligned} & \hline \text { DQ4 } \\ & 7 \mathrm{R} \end{aligned}$ | $\begin{gathered} \hline \text { DQ5 } \\ \text { OR } \end{gathered}$ | $\begin{gathered} \hline \text { DQ5 } \\ 3 \mathrm{R} \end{gathered}$ | $\begin{gathered} \hline \mathrm{DQ5} \\ 6 \mathrm{R} \end{gathered}$ | vss | vss | $\begin{gathered} \hline \mathrm{DQ6} \\ 4 \mathrm{R} \end{gathered}$ | $\begin{gathered} \hline \text { DQ6 } \\ 5 R \end{gathered}$ |
| D | $\begin{gathered} \hline \text { DQ6 } \end{gathered}$ | $\begin{gathered} \hline \text { DQ6 } \\ \hline 6 \mathrm{~L} \end{gathered}$ | vSs | vSs | VSS | $\mathrm{N}_{[2,5]}^{\mathrm{NC}}$ | N ${ }_{\text {NC, }}^{\text {[2] }}$ | $\begin{aligned} & \hline \mathrm{REV} \\ & \left.\mathrm{~L}^{2}, 4\right] \end{aligned}$ | $\begin{aligned} & \hline \overline{\mathrm{LOW}} \\ & \overline{\mathrm{SPD}} \mathrm{~L}[2,4] \end{aligned}$ | $\begin{aligned} & \hline \text { POR } \\ & \text { TST } \\ & \text { DOU } \\ & {[2,4]} \end{aligned}$ | (2, ${ }_{\text {NC }}$ | $\begin{aligned} & \overline{\mathrm{BUS}} \\ & \begin{array}{c} \mathrm{Y}, \\ {[2,5]} \end{array} \end{aligned}$ | $\begin{aligned} & \hline \overline{\mathrm{CNTIT}} \\ & \substack{\text { [1TO }} \end{aligned}$ | $\begin{aligned} & \hline \text { POR } \\ & \text { TST } \\ & \text { R1, } 51 \end{aligned}$ | $\begin{aligned} & \mathrm{REV} \\ & \mathrm{R}^{[2,4]} \end{aligned}$ | $\xrightarrow{\mathrm{NC}}$ | $\underset{\substack{\mathrm{NC} \\[2,5]}}{ }$ | VSS | vSS | vSS | $\begin{gathered} \hline \mathrm{DQ6} \\ 6 \mathrm{R} \end{gathered}$ | $\begin{gathered} \hline \text { DQ6 } \\ 7 R \end{gathered}$ |
| E | $\begin{gathered} \hline \text { DQ6 } \\ 9 \mathrm{~L} \end{gathered}$ | $\begin{gathered} \hline \mathrm{DQ6} \\ 8 \mathrm{~L} \end{gathered}$ | $\begin{aligned} & \hline \text { VDD } \\ & \text { IOL } \end{aligned}$ | vss | vss | $\begin{aligned} & \hline \text { VDD } \\ & \text { IOL } \end{aligned}$ | $\begin{aligned} & \hline \text { VDD } \\ & \text { IOL } \end{aligned}$ | $\begin{aligned} & \hline \text { VDD } \\ & \text { IOL } \end{aligned}$ | $\begin{gathered} \hline \text { VDDI } \\ \text { OL } \end{gathered}$ | VDDI OL | $\overline{\mathrm{VTT}}$ | $\overline{\mathrm{VTT}}$ | VTTL | $\begin{gathered} \hline \text { VDDI } \\ \text { OR } \end{gathered}$ | $\begin{aligned} & \text { VDD } \\ & \text { IOR } \end{aligned}$ | $\begin{aligned} & \hline \text { VDD } \\ & \text { IOR } \end{aligned}$ | $\begin{aligned} & \hline \text { VDD } \\ & \text { IOR } \end{aligned}$ | NC | vSS | $\begin{aligned} & \hline \text { VDD } \\ & \text { IOR } \end{aligned}$ | $\begin{gathered} \hline \mathrm{DQ6} \\ 8 \mathrm{R} \end{gathered}$ | $\begin{gathered} \hline \text { DQ6 } \\ 9 R \end{gathered}$ |
| F | $\begin{aligned} & \hline \mathrm{DQ7} \\ & 1 \mathrm{~L} \end{aligned}$ | $\begin{gathered} \hline \mathrm{DQ7} \\ \text { OL } \end{gathered}$ | $\begin{gathered} \mathrm{CE} 1 \\ \mathrm{~L}^{[8]} \end{gathered}$ | $\begin{aligned} & \hline \overline{\mathrm{CE}} \mathrm{C} 0 \\ & \mathrm{~L} 9] \end{aligned}$ | $\begin{aligned} & \text { VDD } \\ & \text { IOL } \end{aligned}$ | $\begin{aligned} & \text { VDD } \\ & \text { IOL } \end{aligned}$ | $\begin{aligned} & \text { VDD } \\ & \text { IOL } \end{aligned}$ | $\begin{aligned} & \text { VDD } \\ & \text { IOL } \end{aligned}$ | $\begin{gathered} \hline \text { VDDI } \\ \text { OL } \end{gathered}$ | $\begin{gathered} \hline \mathrm{VCO} \\ \mathrm{RE} \end{gathered}$ | $\begin{gathered} \hline \mathrm{VCO} \\ \mathrm{RE} \end{gathered}$ | $\begin{aligned} & \hline \mathrm{VCO} \\ & \mathrm{RE} \end{aligned}$ | $\begin{gathered} \hline \mathrm{VCO} \\ \mathrm{RE} \end{gathered}$ | $\begin{gathered} \hline \text { VDDI } \\ \text { OR } \end{gathered}$ | $\begin{aligned} & \text { VDD } \\ & \text { IOR } \end{aligned}$ | $\begin{aligned} & \hline \text { VDD } \\ & \text { IOR } \end{aligned}$ | $\begin{aligned} & \text { VDD } \\ & \text { IOR } \end{aligned}$ | $\begin{aligned} & \hline \text { VDD } \\ & \text { IOR } \end{aligned}$ | $\begin{aligned} & \hline \overline{\mathrm{CE}} \mathrm{O} \\ & \mathrm{R} \end{aligned}$ | $\begin{aligned} & \mathrm{CE} \\ & \mathrm{R}^{[8]} \end{aligned}$ | $\begin{gathered} \hline \mathrm{DQ7} \\ \mathrm{OR} \end{gathered}$ | $\begin{aligned} & \hline \mathrm{DQ7} \\ & 1 \mathrm{R} \end{aligned}$ |
|  | A0L | A1L | $\underbrace{}_{\substack{\text { R[2, } \\ \hline 2,]}}$ | $\overline{\overline{\mathrm{BE}} 4}$ | $\begin{aligned} & \hline \text { VDD } \\ & \text { IOL } \end{aligned}$ | $\begin{aligned} & \hline \text { VDD } \\ & \text { IOL } \end{aligned}$ | $\begin{aligned} & \hline \text { VRE } \\ & F[2,4] \end{aligned}$ | VSS | vss | VSS | vSS | vSs | VSS | vSs | vss | $\begin{aligned} & \hline \text { VRE } \\ & \text { FR } \\ & {[2,4]} \end{aligned}$ | $\begin{aligned} & \hline \text { VDD } \\ & \text { IOR } \end{aligned}$ | $\begin{aligned} & \hline \text { VDD } \\ & \text { IOR } \end{aligned}$ | $\overline{\overline{\mathrm{BE}} 4}$ | $\begin{aligned} & \hline \overline{\mathrm{RE} \overline{\mathrm{E}} \bar{T}} \\ & \mathrm{R}^{[2,3]} \end{aligned}$ | A1R | AOR |
| G | A2L | A3L | $\begin{aligned} & \overline{\mathrm{WRP}} \\ & \mathrm{~L}_{\mathrm{L} 2,3]} \end{aligned}$ | $\overline{\overline{\mathrm{BE}} \mathrm{~L} 5}$ | $\begin{aligned} & \hline \text { VDD } \\ & \text { IOL } \end{aligned}$ | $\begin{aligned} & \hline \text { VDD } \\ & \text { IOL } \end{aligned}$ | VSS | vSS | vSS | VSS | vSS | vSs | VSS | vSs | vSS | VSS | $\begin{aligned} & \hline \text { VDD } \\ & \text { IOR } \end{aligned}$ | $\begin{aligned} & \hline \text { VDD } \\ & \text { IOR } \end{aligned}$ | $\overline{\overline{\mathrm{BE} 5}} \mathrm{R}$ | $\begin{aligned} & \overline{\mathrm{WRP}} \\ & \mathrm{R}^{[2,3]} \end{aligned}$ | A3R | A2R |
|  | A4L | A5L | $\begin{aligned} & \hline \overline{\mathrm{REA}} \\ & \mathrm{DYY} \\ & {[2,5]} \end{aligned}$ | $\overline{\overline{\mathrm{BE}} 6}$ | $\begin{aligned} & \text { VDD } \\ & \text { IOL } \end{aligned}$ | $\begin{aligned} & \text { VDD } \\ & \text { IOL } \end{aligned}$ | VSs | VSS | vSS | VSS | VSS | VSS | VSs | VSS | vSS | VSS | $\begin{aligned} & \text { VDD } \\ & \text { IOR } \end{aligned}$ | $\begin{aligned} & \hline \text { VDD } \\ & \text { IOR } \end{aligned}$ | $\begin{gathered} \overline{\mathrm{BE}} 6 \\ \mathrm{R} \end{gathered}$ | $\begin{aligned} & \overline{\mathrm{REA}} \\ & \hline \mathrm{DRY} \\ & {[2,5]} \end{aligned}$ | A5R | A4R |
| J | A6L | A7L | NC | $\overline{\overline{\mathrm{BE}} \mathrm{~L}}$ | $\begin{gathered} \mathrm{VTT} \\ \mathrm{~L} \end{gathered}$ | $\begin{gathered} \mathrm{VCO} \\ \mathrm{RE} \end{gathered}$ | VSS | vSS | vSS | VSS | vSS | vss | vSS | vSs | vSS | vSs | $\begin{gathered} \mathrm{VCO} \\ \mathrm{RE} \end{gathered}$ | $\begin{aligned} & \text { VDD } \\ & \text { IOR } \end{aligned}$ | $\begin{gathered} \overline{\mathrm{BE} 7} \\ \mathrm{R} \end{gathered}$ | NC | A7R | A6R |
| L | A8L | A9L | CL | $\overline{\mathrm{OEL}}$ | $\underset{\mathrm{L}}{\mathrm{VTT}}$ | $\begin{gathered} \mathrm{VCO} \\ \mathrm{RE} \end{gathered}$ | VSS | vSS | vSS | VSS | VSS | VSS | vSS | VSS | VSS | VSs | $\begin{gathered} \text { VCO } \\ \text { RE } \end{gathered}$ | $\underset{\mathrm{L}}{\mathrm{VTT}}$ | $\overline{\mathrm{OE}} \mathrm{R}$ | CR | A9R | A8R |
| M | A10L | A11L | $\underset{\substack{\mathrm{R} \\ \hline[2,4]}}{ }$ | $\overline{\mathrm{BE}} \mathrm{~L}$ | $\underset{\mathrm{L}}{\mathrm{VTT}}$ | $\begin{gathered} \mathrm{VCO} \\ \mathrm{RE} \end{gathered}$ | VSS | vSS | vss | VSS | vSS | vSs | VSS | vSs | vSS | vSs | $\begin{gathered} \text { VCO } \\ \text { RE } \end{gathered}$ | $\underset{\mathrm{L}}{\mathrm{VTT}}$ | $\begin{gathered} \overline{\mathrm{BE}} \mathrm{R} \\ \mathrm{R} \end{gathered}$ | $\begin{aligned} & \mathrm{REV} \\ & \mathrm{R}^{[2,4]} \end{aligned}$ | $\begin{gathered} \mathrm{A} 11 \\ \mathrm{R} \end{gathered}$ | $\begin{gathered} \mathrm{A} 10 \\ \mathrm{R} \end{gathered}$ |
| N | A12L | A13L | $\overline{\overline{\mathrm{ADS}}} \overline{\mathrm{~L}(\underline{99}}$ | $\overline{\overline{\mathrm{BE}} 2}$ | $\begin{aligned} & \text { VDD } \\ & \text { IOL } \end{aligned}$ | $\begin{gathered} \mathrm{VCO} \\ \mathrm{RE} \end{gathered}$ | VSS | VSS | vSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | $\begin{gathered} \mathrm{VCO} \\ \mathrm{RE} \end{gathered}$ | $\underset{\mathrm{L}}{\mathrm{VTT}}$ | $\underset{\mathrm{R}}{\overline{\mathrm{BE}} 2}$ | $\begin{aligned} & \overline{\overline{\mathrm{ADSS}}} \\ & \mathrm{R}^{[9]} \end{aligned}$ | $\begin{gathered} \mathrm{A} 13 \\ \mathrm{R} \end{gathered}$ | $\begin{gathered} \mathrm{A} 12 \\ \mathrm{R} \end{gathered}$ |
|  | A14L | A15L | $\frac{\mathrm{CNT} /}{\frac{\mathrm{CNSK}}{\mathrm{~L}^{(8]}}}$ | $\overline{\mathrm{BE}} \mathrm{~L}$ | $\begin{aligned} & \text { VDD } \\ & \text { IOL } \end{aligned}$ | $\begin{aligned} & \text { VDD } \\ & \text { IOL } \end{aligned}$ | VSS | VSS | vSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS | $\begin{aligned} & \text { VDD } \\ & \text { IOR } \end{aligned}$ | $\begin{aligned} & \text { VDD } \\ & \text { IOR } \end{aligned}$ | $\begin{gathered} \overline{\mathrm{BE}} 1 \\ \mathrm{R} \end{gathered}$ | $\frac{\frac{\mathrm{CNT} /}{\mathrm{MSKK}}}{\substack{\mathrm{R}^{[8]}}}$ | $\begin{gathered} \text { A15 } \\ \mathrm{R} \end{gathered}$ | $\begin{gathered} \mathrm{A} 14 \\ \mathrm{R} \end{gathered}$ |
| P | $\mathrm{A}_{[6]} 16 \mathrm{~L}$ | ${ }_{\text {A17 }}$ | $\begin{gathered} \overline{\mathrm{CNT}} \\ \overline{\mathrm{ENNL}} \end{gathered}$ | $\overline{\overline{\mathrm{BE}} \mathrm{~L}}$ | $\begin{aligned} & \text { VDD } \\ & \text { IOL } \end{aligned}$ | $\begin{aligned} & \text { VDD } \\ & \text { IOL } \end{aligned}$ | VSS | VSS | vSS | VSS | vSS | vss | VSs | vSS | vSS | vSs | $\begin{aligned} & \text { VDD } \\ & \text { IOR } \end{aligned}$ | $\begin{aligned} & \text { VDD } \\ & \text { IOR } \end{aligned}$ | $\underset{\mathrm{R}}{\overline{\mathrm{BE}} 0}$ | $\begin{aligned} & \overline{\mathrm{CNT}} \\ & \text { ENR } \end{aligned}$ | $\begin{gathered} \text { A17 } \\ \text { R } \end{gathered}$ | $\begin{aligned} & \text { A16 } \\ & \text { R } \end{aligned}$ |
| R | ${ }_{\substack{\text { A18, } \\[2,5]}}$ | NC | $\overline{\substack{\mathrm{CNT} \\ \hline \mathrm{RST} \\ \mathrm{~L} \\ \hline 8]}}$ | $\overline{\mathrm{INT}} \mathrm{L}$ | $\begin{aligned} & \hline \text { VDD } \\ & \text { IOL } \end{aligned}$ | $\begin{aligned} & \hline \text { VDD } \\ & \text { IOL } \end{aligned}$ | $\begin{aligned} & \hline \text { VRE } \\ & {[5,4]} \end{aligned}$ | VSS | vSS | VSS | VSS | vSs | vSS | VSS | VSS | $\begin{aligned} & F R \\ & {[2,4]} \end{aligned}$ | $\begin{aligned} & \hline \text { VDD } \\ & \text { IOR } \end{aligned}$ | $\begin{aligned} & \hline \text { VDD } \\ & \text { IOR } \end{aligned}$ | $\overline{\text { INTR }}$ | [ $\overline{\text { CNT }}$ | NC | $\begin{aligned} & \mathrm{A} 18 \\ & \mathrm{R}, \mathrm{~b} \end{aligned}$ |
| T | $\begin{gathered} \hline \text { DQ3 } \\ 5 \mathrm{~L} \end{gathered}$ | $\underset{4 \mathrm{~L}}{\mathrm{DQ}}$ | $\underset{\mathrm{L}}{\mathrm{R} \overline{\mathrm{~W}}}$ | $\begin{aligned} & \mathrm{REV} \mathrm{~V}, 4] \\ & \mathrm{L} 2,4] \end{aligned}$ | $\begin{aligned} & \text { VDD } \\ & \text { IOL } \end{aligned}$ | $\begin{aligned} & \text { VDD } \\ & \text { IOL } \end{aligned}$ | $\begin{aligned} & \text { VDD } \\ & \text { IOL } \end{aligned}$ | $\begin{aligned} & \hline \text { VDD } \\ & \text { IOL } \end{aligned}$ | $\begin{gathered} \hline \text { VDDI } \\ \text { OL } \end{gathered}$ | $\begin{gathered} \hline \mathrm{VCO} \\ \mathrm{RE} \end{gathered}$ | $\begin{gathered} \hline \mathrm{VCO} \\ \mathrm{RE} \end{gathered}$ | $\begin{gathered} \hline \mathrm{VCO} \\ \mathrm{RE} \end{gathered}$ | $\begin{gathered} \hline \mathrm{VCO} \\ \mathrm{RE} \end{gathered}$ | $\begin{aligned} & \hline \text { VDDI } \\ & \text { OR } \end{aligned}$ | $\begin{aligned} & \text { VDD } \\ & \text { IOR } \end{aligned}$ | $\begin{aligned} & \text { VDD } \\ & \text { IOR } \end{aligned}$ | $\begin{aligned} & \hline \text { VDD } \\ & \text { IOR } \end{aligned}$ | $\begin{aligned} & \hline \text { VDD } \\ & \text { IOR } \end{aligned}$ | $\begin{aligned} & \hline \mathrm{REV} \\ & \mathrm{R}^{[2,4]} \end{aligned}$ | $\begin{gathered} \mathrm{R} / \overline{\mathrm{W}} \\ \mathrm{R} \end{gathered}$ | $\begin{gathered} \hline \mathrm{DQ3} \\ 4 \mathrm{R} \end{gathered}$ | $\begin{gathered} \hline \mathrm{DQ3} \\ 5 \mathrm{R} \end{gathered}$ |
| U | $\begin{gathered} \hline \text { DQ3 } \\ \text { 3L } \end{gathered}$ | $\begin{gathered} \hline \mathrm{DQ3} \\ 2 \mathrm{~L} \end{gathered}$ | $\begin{aligned} & \hline \overline{\mathrm{FTS}} \\ & \overline{E L L} \\ & \hline[, 3] \end{aligned}$ | $\begin{aligned} & \hline \text { VDD } \\ & \text { IOL } \end{aligned}$ | NC | $\begin{aligned} & \hline \text { VDD } \\ & \text { IOL } \end{aligned}$ | $\begin{aligned} & \text { VDD } \\ & \text { IOL } \end{aligned}$ | $\begin{aligned} & \hline \text { VDD } \\ & \text { IOL } \end{aligned}$ | $\begin{gathered} \hline \text { VDDI } \\ \text { OL } \end{gathered}$ | VTTL | $\begin{gathered} \mathrm{VTT} \\ \mathrm{~L} \end{gathered}$ | $\underset{\mathrm{L}}{\mathrm{VTT}}$ | $\begin{aligned} & \hline \text { VDDI } \\ & \text { OR } \end{aligned}$ | $\begin{aligned} & \hline \text { VDDI } \\ & \text { OR } \end{aligned}$ | $\begin{aligned} & \text { VDD } \\ & \text { IOR } \end{aligned}$ | $\begin{aligned} & \text { VDD } \\ & \text { IOR } \end{aligned}$ | $\begin{aligned} & \text { VDD } \\ & \text { IOR } \end{aligned}$ | $\overline{\overline{\mathrm{T}^{[2,5]}}}$ | $\begin{aligned} & \hline \text { VDD } \\ & \text { IOR } \end{aligned}$ | $\begin{aligned} & \hline \overline{\mathrm{FTS}} \\ & \hline\left[\begin{array}{l} \text { [LR } \\ {[2,3]} \end{array}\right. \end{aligned}$ | $\begin{aligned} & \hline \text { DQ3 } \\ & 2 R \end{aligned}$ | $\begin{gathered} \hline \text { DQ3 } \\ 3 \mathrm{R} \end{gathered}$ |
| V | $\begin{gathered} \hline \mathrm{DQ3} \\ 1 \mathrm{~L} \end{gathered}$ | $\begin{gathered} \mathrm{DQ3} \\ 0 \mathrm{OL} \end{gathered}$ | VSS | $\overline{\overline{\mathrm{MRS}}}$ | VSS | N(2,5] | N ${ }_{[2,5]}$ |  | $\begin{aligned} & \hline \text { POR } \\ & \text { TST } \\ & \text { D1R } \\ & {[2,5]} \end{aligned}$ | $\begin{aligned} & \hline \text { CNTII } \\ & \hline \text { NTRTR } \\ & \hline 100 \end{aligned}$ | $\begin{aligned} & \hline \overline{\mathrm{BUS}} \\ & \mathrm{YR} \\ & {[2,5]} \end{aligned}$ | NC, | $\begin{aligned} & \hline \text { POR } \\ & \text { TST } \\ & \text { DOR } \\ & {[2,4]} \end{aligned}$ | $\begin{aligned} & \overline{\overline{\mathrm{LOWW}}} \\ & \mathrm{SPD} \\ & \mathrm{R}^{[2,4]} \end{aligned}$ |  | N NC | N ${ }_{[2,5]}$ | VSS | TDI | TDO | $\begin{aligned} & \hline \text { DQ3 } \\ & \text { OR } \end{aligned}$ | $\begin{aligned} & \hline \mathrm{DQ3} \\ & 1 \mathrm{R} \end{aligned}$ |
| w | $\begin{gathered} \text { DQ2 } \\ 9 \mathrm{~L} \end{gathered}$ | $\begin{gathered} \mathrm{DQ2}_{8} \end{gathered}$ | vSS | VSs | $\begin{gathered} \text { DQ2 } \\ \text { OL } \end{gathered}$ | $\begin{gathered} \text { DQ1 } \\ 7 \mathrm{~L} \end{gathered}$ | $\begin{gathered} \mathrm{DQ1} \\ 4 \mathrm{~L} \end{gathered}$ | $\begin{gathered} \mathrm{DQ1} \\ 1 \mathrm{~L} \end{gathered}$ | DQ8 | $\underset{\mathrm{L}}{\mathrm{DQ5}}$ | $\underset{\mathrm{L}}{\mathrm{DQ2}}$ | $\underset{\mathrm{R}}{\mathrm{DQ} 2}$ | $\begin{gathered} \hline \mathrm{DQ} 5 \\ \mathrm{R} \end{gathered}$ | $\underset{\mathrm{R}}{\mathrm{DQ} 8}$ | $\begin{gathered} \hline \mathrm{DQ1} \\ 1 \mathrm{R} \end{gathered}$ | $\begin{gathered} \hline \mathrm{DQ1} \\ 4 \mathrm{R} \end{gathered}$ | $\begin{gathered} \hline \mathrm{DQ1} \\ 7 \mathrm{R} \end{gathered}$ | $\begin{gathered} \hline \mathrm{DQ2} \\ \mathrm{OR} \end{gathered}$ | TMS | TCK | $\begin{gathered} \hline \mathrm{DQ2} \\ 8 \mathrm{R} \end{gathered}$ | $\begin{aligned} & \hline \text { DQ2 } \\ & 9 R \end{aligned}$ |
| $\begin{aligned} & \text { A } \\ & \text { A } \end{aligned}$ | $\begin{gathered} \hline \text { DQ2 } \\ 7 \mathrm{~L} \end{gathered}$ | $\begin{gathered} \hline \text { DQ2 } \\ 6 \mathrm{~L} \end{gathered}$ | $\begin{gathered} \hline \text { DQ2 } \\ 4 \mathrm{~L} \end{gathered}$ | $\begin{gathered} \hline \mathrm{DQ2} \\ 2 \mathrm{~L} \end{gathered}$ | $\begin{gathered} \hline \text { DQ1 } \\ 9 \mathrm{~L} \end{gathered}$ | $\begin{gathered} \hline \text { DQ1 } \\ 6 \mathrm{~L} \end{gathered}$ | $\begin{gathered} \hline \text { DQ1 } \\ 3 \mathrm{~L} \end{gathered}$ | $\begin{gathered} \text { DQ1 } \\ \text { OL } \end{gathered}$ | $\underset{\mathrm{L}}{\mathrm{DQ}}$ | $\underset{\mathrm{L}}{\mathrm{DQ4}}$ | $\underset{\mathrm{L}}{\mathrm{DQ} 1}$ | $\underset{\mathrm{R}}{\mathrm{D} \text { (1 }}$ | $\begin{gathered} \hline \mathrm{DQ4} \\ \mathrm{R} \end{gathered}$ | $\underset{\mathrm{R}}{\mathrm{DQ7}}$ | $\begin{gathered} \hline \mathrm{DQ1} \\ \mathrm{OR} \end{gathered}$ | $\begin{gathered} \hline \mathrm{DQ1} \\ 3 \mathrm{R} \end{gathered}$ | $\begin{gathered} \hline \mathrm{DQ1} \\ 6 \mathrm{R} \end{gathered}$ | $\begin{gathered} \hline \mathrm{DQ1} \\ 9 \mathrm{R} \end{gathered}$ | $\begin{gathered} \hline \mathrm{DQ2} \\ \text { 2R } \end{gathered}$ | $\begin{gathered} \hline \mathrm{DQ2} \\ 4 \mathrm{R} \end{gathered}$ | $\begin{gathered} \mathrm{DQ2} \\ 6 \mathrm{R} \end{gathered}$ | $\begin{gathered} \hline \mathrm{DQ2} \\ \hline \mathrm{RR} \end{gathered}$ |
| $\begin{aligned} & \mathbf{A} \\ & \mathbf{B} \end{aligned}$ | NC | $\begin{gathered} \hline \mathrm{DQ2} \\ 5 \mathrm{~L} \end{gathered}$ | $\begin{gathered} \hline \text { DQ2 } \\ 3 \mathrm{~L} \end{gathered}$ | $\begin{aligned} & \mathrm{DQ2} \\ & 1 \mathrm{~L} \end{aligned}$ | $\begin{gathered} \hline \text { DQ1 } \\ 8 \mathrm{~L} \end{gathered}$ | $\begin{gathered} \hline \text { DQ1 } \\ 5 \mathrm{~L} \end{gathered}$ | $\begin{gathered} \hline \mathrm{DQ1} \\ 2 \mathrm{~L} \end{gathered}$ | $\underset{\mathrm{L}}{\mathrm{DQ9}}$ | $\underset{\mathrm{L}}{\mathrm{DQ}}$ | $\underset{\mathrm{L}}{\mathrm{DQ3}}$ | $\underset{\mathrm{L}}{\mathrm{DQ0}}$ | $\begin{gathered} \text { DQ0 } \\ \mathrm{R} \end{gathered}$ | $\begin{gathered} \text { DQ3 } \\ \mathrm{R} \end{gathered}$ | $\begin{gathered} \text { DQ6 } \\ \mathrm{R} \end{gathered}$ | $\underset{\mathrm{R}}{\mathrm{DQ} 9}$ | $\begin{gathered} \mathrm{DQ} 1 \\ 2 \mathrm{R} \end{gathered}$ | $\begin{gathered} \mathrm{DQ} 1 \\ 5 \mathrm{R} \end{gathered}$ | $\begin{gathered} \hline \mathrm{DQ1} \\ 8 \mathrm{R} \end{gathered}$ | $\begin{gathered} \mathrm{DQ2} \\ 1 \mathrm{R} \end{gathered}$ | $\begin{gathered} \hline \mathrm{DQ2} \\ 3 \mathrm{R} \end{gathered}$ | $\begin{gathered} \mathrm{DQ2} \\ 5 \mathrm{R} \end{gathered}$ | NC |

2. This ball will represent a next generation Dual-Port feature. For more information about this feature, contact Cypress Sales
3. Connect this ball to VDDIO. For more information about this next generation Dual-Port feature contact Cypress Sales.
4. Connect this ball to VSS. For more information about this next generation Dual-Port feature, contact Cypress Sales.
5. Leave this ball unconnected. For more information about this feature, contact Cypress Sales.
6. Leave this ball unconnected for a $64 \mathrm{~K} \times 72$ configuration.
7. Leave this ball unconnected for $128 \mathrm{~K} \times 72$ and $64 \mathrm{~K} \times 72$ configurations.
8. These balls are not applicable for CYD18S72V device. They need to be tied to VDDIO.
9. These balls are not applicable for CYD18S72V device. They need to be tied to VSS.
10. These balls are not applicable for CYD18S72V device. They need to be no connected.

## Pin Definitions

| Left Port | Right Port | Description |
| :---: | :---: | :---: |
| $\mathrm{A}_{0 L}-\mathrm{A}_{17 \mathrm{~L}}$ | $\mathrm{A}_{0 \mathrm{R}}-\mathrm{A}_{17 \mathrm{R}}$ | Address Inputs. |
| $\overline{\mathrm{BE}}_{0 \mathrm{~L}}-\overline{\mathrm{BE}}_{7 \mathrm{~L}}$ | $\overline{\mathrm{BE}}_{0 \mathrm{R}}-\overline{\mathrm{BE}}_{7 \mathrm{R}}$ | Byte Enable Inputs. Asserting these signals enables Read and Write operations to the corresponding bytes of the memory array. |
| $\overline{\mathrm{BUSY}}_{\mathrm{L}}{ }^{[2,5]}$ | $\overline{\operatorname{BUSY}}_{\mathrm{R}}{ }^{[2,5]}$ | Port Busy Output. When the collision is detected, a BUSY is asserted. |
| $\mathrm{C}_{\mathrm{L}}$ | $\mathrm{C}_{\mathrm{R}}$ | Input Clock Signal. |
| $\overline{\mathrm{CEO}}_{\mathrm{L}}{ }^{[9]}$ | $\overline{\mathrm{CEO}}_{\mathrm{R}}{ }^{[9]}$ | Active Low Chip Enable Input. |
| $\mathrm{CE1} \mathrm{~L}^{[8]}$ | $\mathrm{CE} 1_{\mathrm{R}}{ }^{[8]}$ | Active High Chip Enable Input. |
| $D Q_{0 L}-\mathrm{DQ}_{71 \mathrm{~L}}$ | $D Q_{0 R}-\mathrm{DQ}_{71 \mathrm{R}}$ | Data Bus Input/Output. |
| $\overline{\mathrm{OE}}_{\mathrm{L}}$ | $\overline{\mathrm{OE}}_{\mathrm{R}}$ | Output Enable Input. This asynchronous signal must be asserted LOW to enable the DQ data pins during Read operations. |
| $\overline{\mathrm{INT}}_{\mathrm{L}}$ | $\overline{\mathrm{INT}}_{\mathrm{R}}$ | Mailbox Interrupt Flag Output. The mailbox permits communications between ports. The upper two memory locations can be used for message passing. $\overline{N T}_{L}$ is asserted LOW when the right port writes to the mailbox location of the left port, and vice versa. An interrupt to a port is deasserted HIGH when it reads the contents of its mailbox. |
| $\overline{\text { LowSPD }}_{\text {L }}{ }^{[2,4]}$ | $\overline{\text { LowSPD }}_{\mathrm{R}}{ }^{[2,4]}$ | Port Low Speed Select Input. When operating at less than 100 MHz , the LowSPD disables the port DLL. |
| PORTSTD[1:0]L ${ }^{[2,4,5]}$ | PORTSTD[1:0] ${ }^{[2,4,5]}$ | Port Address/Control/Data I/O Standard Select Input. |
| $\mathrm{R} / \bar{W}_{\mathrm{L}}$ | $\mathrm{R} / \bar{W}_{\mathrm{R}}$ | Read/Write Enable Input. Assert this pin LOW to write to, or HIGH to Read from the dual port memory array. |
| $\overline{\operatorname{READY}}_{\mathrm{L}}{ }^{[2,5]}$ | $\overline{\operatorname{READY}}_{\mathrm{R}}{ }^{[2,5]}$ | Port Ready Output. This signal will be asserted when a port is ready for normal operation. |
| $\mathrm{CNT} / \overline{\mathrm{MSK}}_{\mathrm{L}}{ }^{[8]}$ | $\mathrm{CNT} / \mathrm{MSK}_{\mathrm{R}}{ }^{[8]}$ | Port Counter/Mask Select Input. Counter control input. |
| $\overline{\mathrm{ADS}}_{\mathrm{L}}{ }^{[9]}$ | $\overline{\mathrm{ADS}}_{\mathrm{R}}{ }^{[9]}$ | Port Counter Address Load Strobe Input. Counter control input. |
| $\overline{\text { CNTEN }}_{\text {L }}{ }^{\text {9] }}$ | $\overline{\mathrm{CNTEN}}_{\mathrm{R}}{ }^{[9]}$ | Port Counter Enable Input. Counter control input. |
| $\overline{\text { CNTRST }}_{\text {L }}{ }^{\text {[8] }}$ | $\overline{\text { CNTRST }}_{\mathrm{R}}{ }^{[8]}$ | Port Counter Reset Input. Counter control input. |
| $\overline{\text { CNTINT }}_{\text {L }}{ }^{[10]}$ | $\overline{\mathrm{CNTINT}}_{\mathrm{R}}{ }^{[10]}$ | Port Counter Interrupt Output. This pin is asserted LOW when the unmasked portion of the counter is incremented to all "1s". |
| $\overline{W R P}^{[2,3]}$ | $\overline{W R P}_{\mathrm{R}}{ }^{[2,3]}$ | Port Counter Wrap Input. After the burst counter reaches the maximum count, if $\overline{W R P}$ is low, the unmasked counter bits will be set to 0 . If high, the counter will be loaded with the value stored in the mirror register. |
| $\overline{\mathrm{RET}_{\mathrm{L}}}{ }^{[2,3]}$ | $\overline{\mathrm{RET}}_{\mathrm{R}}{ }^{[2,3]}$ | Port Counter Retransmit Input. Counter control input. |
| $\overline{\mathrm{FTSEL}}{ }^{[2,3]}$ | $\overline{\text { FTSEL }}_{\mathrm{R}}{ }^{[2,3]}$ | Flow-Through Select. Use this pin to select Flow-Through mode. When is de-asserted, the device is in pipelined mode. |
| $\mathrm{VREF}_{\mathrm{L}}{ }^{[2,5]}$ | $\mathrm{VREF}_{\mathrm{R}}{ }^{[2,5]}$ | Port External High-Speed IO Reference Input. |
| $\mathrm{VDDIO}_{\mathrm{L}}$ | $\mathrm{VDDIO}_{\mathrm{R}}$ | Port IO Power Supply. |
| REV ${ }^{[2,4]} \mathrm{L}$ | $R E V^{[2,4]} \mathrm{R}$ | Reserved pins for future features. |
| $\overline{\text { MRST }}$ |  | Master Reset Input. MRST is an asynchronous input signal and affects both ports. A master reset operation is required at power-up. |
| $\overline{\text { TRST }}{ }^{[2,5]}$ |  | JTAG Reset Input. |
| TMS |  | JTAG Test Mode Select Input. It controls the advance of JTAG TAP state machine. State machine transitions occur on the rising edge of TCK. |

Pin Definitions (continued)

| Left Port | Right Port | Description |
| :---: | :--- | :--- |
| TDI | JTAG Test Data Input. Data on the TDI input will be shifted serially into selected <br> registers. |  |
| TCK | JTAG Test Clock Input. |  |
| TDO | JTAG Test Data Output. TDO transitions occur on the falling edge of TCK. <br> TDO is normally three-stated except when captured data is shifted out of the <br> JTAG TAP. |  |
| $V_{\text {SS }}$ | Ground Inputs. |  |
| $V_{\text {CORE }}$ | Core Power Supply. |  |
| $V_{\text {TTL }}$ | LVTTL Power Supply. |  |

## Master Reset

The FLEx72 family devices undergo a complete reset by taking the MRST input LOW. MRST input can switch asynchronously to the clocks. MRST initializes the internal burst counters to zero, and the counter mask registers to all ones (completely unmasked). MRST also forces the mailbox interrupt (INT) flags and the Counter Interrupt (CNTINT) flags HIGH. MRST must be performed on the FLEx72 family devices after power-up.

## Mailbox Interrupts

The upper two memory locations may be used for message passing and permit communications between ports. Table 2 shows the interrupt operation for both ports using 18Mbit device as an example. The highest memory location, 3FFFF is the mailbox for the right port and 3FFFE is the mailbox for the left port. Table 2.shows that in order to set the $\overline{\mathrm{NT}}_{\mathrm{R}}$ flag, a
write operation by the left port to address 3FFFF will assert $\mathrm{INT}_{\mathrm{R}}$ LOW. At least one byte has to be active for a write to generate an interrupt. A valid Read of the 3FFFF location by the right port will reset $\mathrm{INT}_{\mathrm{R}} \mathrm{HIGH}$. At least one byte has to be active in order for a read to reset the interrupt. When one port writes to the other port's mailbox, the $\overline{\mathrm{INT}}$ of the port that the mailbox belongs to is asserted LOW.
The INT is reset when the owner (port) of the mailbox reads the contents of the mailbox. The interrupt flag is set in a flow-thru mode (i.e., it follows the clock edge of the writing port). Also, the flag is reset in a flow-thru mode (i.e., it follows the clock edge of the reading port).
Each port can read the other port's mailbox without resetting the interrupt. And each port can write to its own mailbox without setting the interrupt. If an application does not require message passing, INT pins should be left open.

Table 2. Interrupt Operation Example ${ }^{[1,11,12,13]}$

| Function | Left Port |  |  |  | Right Port |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{R} / \overline{\mathbf{W}}_{\mathrm{L}}$ | $\overline{\mathbf{C E}}_{\mathrm{L}}$ | $\mathbf{A}_{\mathbf{0 L - 1 7 L}}$ | $\overline{\mathbf{I N T}}_{\mathrm{L}}$ | $\mathbf{R} / \overline{\mathbf{W}}_{\mathbf{R}}$ | $\overline{\mathbf{C E}}_{\mathbf{R}}$ | $\mathbf{A}_{\mathbf{0 R}-\mathbf{1 7 R}}$ | $\overline{\mathbf{I N T}}_{\mathbf{R}}$ |
| Set Right $\overline{\mathrm{NT}}_{\mathrm{R}}$ Flag | L | L | $3 F F F F$ | X | X | X | X | L |
| Reset Right $\overline{\mathrm{NT}}_{\mathrm{R}}$ Flag | X | X | X | X | H | L | $3 F F F F$ | H |
| Set Left $\overline{\mathrm{INT}}_{\mathrm{L}}$ Flag | X | X | X | L | L | L | $3 F F F E$ | X |
| Reset Left $\overline{\mathrm{INT}}_{\mathrm{L}}$ Flag | H | L | $3 F F F E$ | H | X | X | X | X |

Note:
11. $\overline{\mathrm{CE}}$ is internal signal. $\overline{\mathrm{CE}}=\mathrm{LOW}$ if $\overline{\mathrm{CE}}_{0}=\mathrm{LOW}$ and $\mathrm{CE}_{1}=\mathrm{HIGH}$. For a single Read operation, CE only needs to be asserted once at the rising edge of the CLK and can be deasserted after that. Data will be out after the following CLK edge and will be three-stated after the next CLK edge.
12. $\overline{O E}$ is "Don't Care" for mailbox operation.
13. At least one of $\overline{B E O}$ or BE 7 must be LOW.

Table 3. Address Counter and Counter Mask Register Control Operation (Any Port) ${ }^{[14,15]}$

| CLK | $\overline{\text { MRST }}$ | CNT/MSK | $\overline{\text { CNTRST }}$ | $\overline{\text { ADS }}$ | CNTEN | Operation | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | L | X | X | X | X | Master Reset | Reset address counter to all 0s and mask register to all 1s. |
| $\square$ | H | H | L | X | X | Counter Reset | Reset counter unmasked portion to all 0s. |
| $\square$ | H | H | H | L | L | Counter Load | Load counter with external address value presented on address lines. |
| - | H | H | H | L | H | Counter Readback | Read out counter internal value on address lines. |
| $\checkmark$ | H | H | H | H | L | Counter Increment | Internally increment address counter value. |
| $\square$ | H | H | H | H | H | Counter Hold | Constantly hold the address value for multiple clock cycles. |
| $\square$ | H | L | L | X | X | Mask Reset | Reset mask register to all 1s. |
| $\checkmark$ | H | L | H | L | L | Mask Load | Load mask register with value presented on the address lines. |
| $\checkmark$ | H | L | H | L | H | Mask Readback | Read out mask register value on address lines. |
| $\cdots$ | H | L | H | H | X | Reserved | Operation undefined |

Note:
14. X " = "Don't Care," "H" = HIGH, "L" = LOW.
15. Counter operation and mask register operation is independent of chip enables.

## Address Counter and Mask Register Operations ${ }^{[16]}$

This section describes the features only apply to 4Mbit and 9 Mbit devices, not to 18Mbit device. Each port have a programmable burst address counter. The burst counter contains three registers: a counter register, a mask register, and a mirror register.
The counter register contains the address used to access the RAM array. It is changed only by the Counter Load, Increment, Counter Reset, and by master reset (MRST) operations.
The mask register value affects the Increment and Counter Reset operations by preventing the corresponding bits of the counter register from changing. It also affects the counter interrupt output (CNTINT). The mask register is changed only by the Mask Load and Mask Reset operations, and by the MRST. The mask register defines the counting range of the counter register. It divides the counter register into two regions: zero or more "0s" in the most significant bits define the masked region, one or more " 1 s " in the least significant bits define the unmasked region. Bit 0 may also be " 0 ," masking the least significant counter bit and causing the counter to increment by two instead of one.
The mirror register is used to reload the counter register on increment operations (see "retransmit," below). It always contains the value last loaded into the counter register, and is changed only by the Counter Load, and Counter Reset operations, and by the MRST.
Table 3 summarizes the operation of these registers and the required input control signals. The MRST control signal is asynchronous. All the other control signals in Table 3 (CNT/MSK, $\overline{\mathrm{CNTRST}}, \overline{\mathrm{ADS}}, \overline{\mathrm{CNTEN}}$ ) are synchronized to the port's CLK. All these counter and mask operations are independent of the port's chip enable inputs ( $\overline{\mathrm{CEO}}$ and CE1)

Counter enable ( $\overline{\text { CNTEN }}$ ) inputs are provided to stall the operation of the address input and utilize the internal address generated by the internal counter for fast, interleaved memory applications. A port's burst counter is loaded when the port's address strobe (ADS) and CNTEN signals are LOW. When the port's $\overline{\text { CNTEN }}$ is asserted and the ADS is deasserted, the address counter will increment on each LOW to HIGH transition of that port's clock signal. This will Read/Write one word from/into each successive address location until CNTEN is deasserted. The counter can address the entire memory array, and will loop back to the start. Counter reset (CNTRST) is used to reset the unmasked portion of the burst counter to Os. A counter-mask register is used to control the counter wrap.

## Counter Reset Operation

All unmasked bits of the counter and mirror registers are reset to " 0 ." All masked bits remain unchanged. A Mask Reset followed by a Counter Reset will reset the counter and mirror registers to 00000, as will master reset (MRST).

## Counter Load Operation

The address counter and mirror registers are both loaded with the address value presented at the address lines.

## Counter Increment Operation

Once the address counter register is initially loaded with an external address, the counter can internally increment the address value, potentially addressing the entire memory array. Only the unmasked bits of the counter register are incremented. The corresponding bit in the mask register must be a " 1 " for a counter bit to change. The counter register is incremented by 1 if the least significant bit is unmasked, and by 2 if it is masked. If all unmasked bits are " 1 ," the next increment
will wrap the counter back to the initially loaded value. If an Increment results in all the unmasked bits of the counter being "1s," a counter interrupt flag (CNTINT) is asserted. The next Increment will return the counter register to its initial value, which was stored in the mirror register. The counter address can instead be forced to loop to 00000 by externally connecting $\overline{\text { CNTINT }}$ to $\overline{\text { CNTRST. }}{ }^{[17]}$ An increment that results in one or more of the unmasked bits of the counter being " 0 " will de-assert the counter interrupt flag. The example in Figure 2 shows the counter mask register loaded with a mask value of 0003Fh unmasking the first 6 bits with bit " 0 " as the LSB and bit " 16 " as the MSB. The maximum value the mask register can be loaded with is 1FFFFh. Setting the mask register to this value allows the counter to access the entire memory space. The address counter is then loaded with an initial value of 8 h . The base address bits (in this case, the 6 th address through the 16th address) are loaded with an address value but do not increment once the counter is configured for increment operation. The counter address will start at address 8 h . The counter will increment its internal address value till it reaches the mask register value of 3 Fh. The counter wraps around the memory block to location 8 h at the next count. CNTINT is issued when the counter reaches its maximum value.

## Counter Hold Operation

The value of all three registers can be constantly maintained unchanged for an unlimited number of clock cycles. Such operation is useful in applications where wait states are needed, or when address is available a few cycles ahead of data in a shared bus interface.

## Counter Interrupt

The counter interrupt ( $\overline{\mathrm{CNTINT}}$ ) is asserted LOW when an increment operation results in the unmasked portion of the counter register being all "1s." It is deasserted HIGH when an Increment operation results in any other value. It is also de-asserted by Counter Reset, Counter Load, Mask Reset and Mask Load operations, and by MRST.

## Counter Readback Operation

The internal value of the counter register can be read out on the address lines. Readback is pipelined; the address will be valid $t_{C A 2}$ after the next rising edge of the port's clock. If address readback occurs while the port is enabled (CEO LOW and CE1 HIGH), the data lines (DQs) will be three-stated. Figure 1 shows a block diagram of the operation.

## Retransmit

Retransmit is a feature that allows the Read of a block of memory more than once without the need to reload the initial address. This eliminates the need for external logic to store and route data. It also reduces the complexity of the system design and saves board space. An internal "mirror register" is used to store the initially loaded address counter value. When the counter unmasked portion reaches its maximum value set by the mask register, it wraps back to the initial value stored in this "mirror register." If the counter is continuously configured in increment mode, it increments again to its maximum value and wraps back to the value initially stored into the "mirror register." Thus, the repeated access of the same data is allowed without the need for any external logic.

## Mask Reset Operation

The mask register is reset to all "1s," which unmasks every bit of the counter. Master reset (MRST) also resets the mask register to all "1s."

## Mask Load Operation

The mask register is loaded with the address value presented at the address lines. Not all values permit correct increment operations. Permitted values are of the form $2^{n}-1$ or $2^{n}-2$. From the most significant bit to the least significant bit, permitted values have zero or more "0s," one or more "1s," or one "0." Thus 1FFFF, 003FE, and 00001 are permitted values, but 1F0FF, 003FC, and 00000 are not.

## Mask Readback Operation

The internal value of the mask register can be read out on the address lines. Readback is pipelined; the address will be valid ${ }^{\mathrm{t}} \mathrm{CM} 2$ after the next rising edge of the port's clock. If mask readback occurs while the port is enabled ( $\overline{C E O}$ LOW and CE1 HIGH), the data lines (DQs) will be three-stated. Figure 1 shows a block diagram of the operation.

## Counting by Two

When the least significant bit of the mask register is " 0 ," the counter increments by two. This may be used to connect the x72 devices as a 144-bit single port SRAM in which the counter of one port counts even addresses and the counter of the other port counts odd addresses. This even-odd address scheme stores one half of the 144-bit data in even memory locations, and the other half in odd memory locations.

## Notes:

16. The CYD04S72V has 16 address bits and a maximum address value of FFFF. The CYD09S72V has 17 address bits and a maximum address value of $1 F F F F$. The CYD18S72V has 18 address bits and a maximum address value of 3FFFF.
17. CNTINT and CNTRST specs are guaranteed by design to operate properly at speed grade operating frequency when tied together.


Figure 1. Counter, Mask, and Mirror Logic Block Diagram ${ }^{[1]}$


Figure 2. Programmable Counter-Mask Register Operation ${ }^{[1,18]}$

## IEEE 1149.1 Serial Boundary Scan (JTAG) ${ }^{[19]}$

The FLEx72 incorporates an IEEE 1149.1 serial boundary scan test access port (TAP). The TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1-compliant TAPs. The TAP operates using JEDEC-standard 3.3 V I/O logic levels. It is composed of three input connections and one output connection required by the test logic defined by the standard.

## Performing a TAP Reset

A reset is performed by forcing TMS HIGH ( $V_{D D}$ ) for five rising edges of TCK. This reset does not affect the operation of the FLEx72 family and may be performed while the device is operating. An MRST must be performed on the FLEx72 after power-up.

## Performing a Pause/Restart

When a SHIFT-DR PAUSE-DR SHIFT-DR is performed the scan chain will output the next bit in the chain twice. For example, if the value expected from the chain is 1010101, the device will output a 11010101. This extra bit will cause some testers to report an erroneous failure for the FLEx72 in a scan test. Therefore the tester should be configured to never enter the PAUSE-DR state.

## Boundary Scan Hierarchy for FLEx72 Family

Internally, the CYD04S72V and CYD09S72V have two DIEs while CYD18S72V have four DIEs. Each DIE contains all the circuitry required to support boundary scan testing. The circuitry includes the TAP, TAP controller, instruction register, and data registers. The circuity and operation of the DIE boundary scan are described in detail below. The scan chain of each DIE is connected serially to form the scan chain of the FLEx72 family as shown in Figure 3. TMS and TCK are connected in parallel to each DIE to drive all 4 TAP controllers in unison. In many cases, each DIE will be supplied with the same instruction. In other cases, it might be useful to supply different instructions to each DIE. One example would be testing the device ID of one DIE while bypassing the others.
Each pin of FLEx72 family is typically connected to multiple DIEs. For connectivity testing with the EXTEST instruction, it is desirable to check the internal connections between DIEs as well as the external connections to the package. This can be accomplished by merging the netlist of the devices with the netlist of the user's circuit board. To facilitate boundary scan testing of the devices, Cypress provides the BSDL file for each DIE, the internal netlist of the device, and a description of the device scan chain. The user can use these materials to easily integrate the devices into the board's boundary scan environment. Further information can be found in the Cypress application note Using JTAG Boundary Scan For System In a Package (SIP) Dual-Port SRAMs.

[^0]

Figure 3. Scan Chain
Table 4. Identification Register Definitions

| Instruction Field | Value | Description |
| :---: | :---: | :--- |
| Revision Number(31:28) | Oh | Reserved for version number |
| Cypress Device(27:12) | C002h | Defines Cypress DIE number for CYD18S72V and <br> CYD09S72V. |
| Cypress JDEC ID(11:1) | C001h | Defines Cypress DIE number for CYD04S72V |
|  | 034 h | Allows unique identification of FLEx72 family device vendor |
| ID Register Presence (0) | 1 | Indicates the presence of an ID register |

Table 5. Scan Registers Sizes

| Register Name | Bit Size |
| :---: | :---: |
| Instruction | 4 |
| Bypass | 1 |
| Identification | 32 |
| Boundary Scan | $\mathrm{n}^{[20]}$ |

Table 6. Instruction Identification Codes

| Instruction | Code | Description |
| :--- | :--- | :--- |
| EXTEST | 0000 | Captures the Input/Output ring contents. Places the BSR between the TDI and TDO. |
| BYPASS | 1111 | Places the BYR between TDI and TDO. |
| IDCODE | 1011 | Loads the IDR with the vendor ID code and places the register between TDI and TDO. |
| HIGHZ | 0111 | Places BYR between TDI and TDO. Forces all FLEx72 output drivers to a High-Z state. |
| CLAMP | 0100 | Controls boundary to 1/0. Places BYR between TDI and TDO. |
| SAMPLE/PRELOAD | 1000 | Captures the input/output ring contents. Places BSR between TDI and TDO. |
| NBSRST | 1100 | Resets the non-boundary scan logic. Places BYR between TDI and TDO. |
| RESERVED | All other codes | Other combinations are reserved. Do not use other than the above. |

Note:
20. See details in the device BSDL files

## Maximum Ratings ${ }^{[21]}$

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $\qquad$ .$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential .............. -0.5 V to +4.6 V
DC Voltage Applied to
Outputs in High-Z State $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$

DC Input Voltage .............................. -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}^{[22]}$
Output Current into Outputs (LOW)............................. 20 mA
Static Discharge Voltage........................................... > 2000 V
(JEDEC JESD22-A114-2000B)
Latch-up Current.
$>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\text {DD }}$ | $\mathbf{V}_{\text {CORE }}$ |
| :--- | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 3.3 V |  |
|  |  | $\pm 165 \mathrm{mV}$ | $\pm 100 \mathrm{~V} \mathrm{mV}$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 3.3 V <br> $\pm 165 \mathrm{mV}$ | 1.8 V |

## Electrical Characteristics Over the Operating Range

| Parameter | Description | Part No. | -167 |  |  | -133 |  |  | -100 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ | Max |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage $\left(V_{\mathrm{DD}}=\right.$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0$mA |  | 2.4 |  |  | 2.4 |  |  | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage ( $\mathrm{V}_{\mathrm{DD}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=+4.0$ mA) |  |  |  | 0.4 |  |  | 0.4 |  |  | 0.4 | V |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Voltage |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  |  | 0.8 |  |  | 0.8 |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current |  | -10 |  | 10 | -10 |  | 10 | -10 |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{X} 1}$ | Input Leakage Current Except TDI, TMS, MRST |  | -10 |  | 10 | -10 |  | 10 | -10 |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{1 \times 2}$ | Input Leakage Current TDI, TMS, MRST |  | -0.1 |  | 1.0 | -0.1 |  | 1.0 | -0.1 |  | 1.0 | mA |
| Icc | $\begin{aligned} & \text { Operating Current } \\ & \text { (VDD Max.,Iout }=0 \mathrm{~mA} \text { ), } \\ & \text { Outputs Disabled } \end{aligned}$ | $\begin{aligned} & \text { CYD04S72V } \\ & \text { CYD09S72V } \end{aligned}$ |  | 225 | 300 |  | 225 | 300 |  |  |  | mA |
|  |  | CYD18S72V |  |  |  |  | 410 | 580 |  | 315 | 450 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Standby Current (Both Ports TTL Level) $\mathrm{CE}_{\mathrm{L}}$ and $\mathrm{CE}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}$ | $\begin{aligned} & \text { CYD04S72V } \\ & \text { CYD09S72V } \end{aligned}$ |  | 90 | 115 |  | 90 | 115 |  |  |  | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Standby Current (One Port TTL Level) <br> $\mathrm{CE}_{\mathrm{L}} \mid \mathrm{CE}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{HH}}, \mathrm{f}=\mathrm{f}_{\text {MAX }}$ | $\begin{aligned} & \text { CYD04S72V } \\ & \text { CYD09S72V } \end{aligned}$ |  | 160 | 210 |  | 160 | 210 |  |  |  | mA |
| $\mathrm{I}_{\text {SB3 }}$ | Standby Current (Both Ports CMOS Level) $\mathrm{CE}_{\mathrm{L}}$ and $\mathrm{CE}_{\mathrm{R}} \geq$ $\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}, \mathrm{f}=0$ | $\begin{aligned} & \text { CYD04S72V } \\ & \text { CYD09S72V } \end{aligned}$ |  | 55 | 75 |  | 55 | 75 |  |  |  | mA |
| $\mathrm{I}_{\text {SB4 }}$ | Standby Current <br> (One Port CMOS Level) <br> $\mathrm{CE}_{\mathrm{L}} \mid \mathrm{CE}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}$ | $\begin{aligned} & \text { CYD04S72V } \\ & \text { CYD09S72V } \end{aligned}$ |  | 160 | 210 |  | 160 | 210 |  |  |  | mA |
| $\mathrm{I}_{\text {SB5 }}$ | Operating Current (VDDIO = Max,lout=0mA,f=0) Outputs Disabled | CYD18S72V |  |  |  |  |  | 75 |  |  | 75 | mA |
| $I_{\text {Core }}$ | $\begin{aligned} & \text { Core Operating Current for }\left(\mathrm{V}_{\mathrm{DD}}=\text { Max., } \mathrm{I}_{\mathrm{OUT}}\right. \\ & =0 \mathrm{~mA}) \text {, Outputs Disabled } \end{aligned}$ |  |  | 0 | 0 |  | 0 | 0 |  | 0 | 0 | mA |

## Capacitance ${ }^{[23]}$

| Part\# | Parameter | Description | Test Conditions | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { CYD04S72V } \\ & \text { CYD09S72V } \end{aligned}$ | $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \end{aligned}$ | 20 | pF |
|  | $\mathrm{C}_{\text {OUT }}$ | Output Capacitance |  | $10^{[24]}$ | pF |
| CYD18S72V | $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | 40 | pF |
|  | $\mathrm{C}_{\text {OUT }}$ | Output Capacitance |  | 20 | pF |

## Note:

21. The voltage on any input or I/O pin can not exceed the power pin during power-up.
22. Pulse width $<20 \mathrm{~ns}$.
23. $\mathrm{C}_{\text {OUt }}$ also references $\mathrm{C}_{1 / \mathrm{O}}$

## AC Test Load and Waveforms


(a) Normal Load (Load 1)

(b) Three-state Delay (Load 2)
ALL INPUT PULSES


Switching Characteristics Over the Operating Range

| Parameter | Description | -167 |  | -133 |  |  |  | -100 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CYD04S72V <br> CYD09S72V |  | $\begin{aligned} & \text { CYD04S72V } \\ & \text { CYD09S72V } \end{aligned}$ |  | CYD18S72V |  | CYD18S72V |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max | Min. | Max |  |
| $\mathrm{f}_{\text {MAX2 }}$ | Maximum Operating Frequency |  | 167 |  | 133 |  | 133 |  | 100 | MHz |
| $\mathrm{t}_{\mathrm{CYC} 2}$ | Clock Cycle Time | 6.0 |  | 7.5 |  | 7.5 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{CH} 2}$ | Clock HIGH Time | 2.7 |  | 3.0 |  | 3.4 |  | 4.5 |  | ns |
| ${ }^{\text {t }}$ CL2 | Clock LOW Time | 2.7 |  | 3.0 |  | 3.4 |  | 4.5 |  | ns |
| $\mathrm{t}_{\mathrm{R}}{ }^{[25]}$ | Clock Rise Time |  | 2.0 |  | 2.0 |  | 2.0 |  | 3.0 | ns |
| $\mathrm{t}_{\mathrm{F}}{ }^{[25]}$ | Clock Fall Time |  | 2.0 |  | 2.0 |  | 2.0 |  | 3.0 | ns |
| $\mathrm{t}_{\mathrm{SA}}$ | Address Set-up Time | 2.3 |  | 2.5 |  | 2.2 |  | 2.7 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold Time | 0.6 |  | 0.6 |  | 1.0 |  | 1.0 |  | ns |
| $\mathrm{t}_{\text {SB }}$ | Byte Select Set-up Time | 2.3 |  | 2.5 |  | 2.2 |  | 2.7 |  | ns |
| $\mathrm{t}_{\mathrm{HB}}$ | Byte Select Hold Time | 0.6 |  | 0.6 |  | 1.0 |  | 1.0 |  | ns |
| $\mathrm{t}_{\text {SC }}$ | Chip Enable Set-up Time | 2.3 |  | 2.5 |  | NA |  | NA |  | ns |
| $\mathrm{t}_{\mathrm{HC}}$ | Chip Enable Hold Time | 0.6 |  | 0.6 |  | NA |  | NA |  | ns |
| $\mathrm{t}_{\text {SW }}$ | R/W్ Set-up Time | 2.3 |  | 2.5 |  | 2.2 |  | 2.7 |  | ns |
| $\mathrm{t}_{\mathrm{HW}}$ | R/产 Hold Time | 0.6 |  | 0.6 |  | 1.0 |  | 1.0 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Input Data Set-up Time | 2.3 |  | 2.5 |  | 2.2 |  | 2.7 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Input Data Hold Time | 0.6 |  | 0.6 |  | 1.0 |  | 1.0 |  | ns |
| $\mathrm{t}_{\text {SAD }}$ | $\overline{\text { ADS Set-up Time }}$ | 2.3 |  | 2.5 |  | NA |  | NA |  | ns |
| $\mathrm{t}_{\text {HAD }}$ | $\overline{\text { ADS }}$ Hold Time | 0.6 |  | 0.6 |  | NA |  | NA |  | ns |
| $\mathrm{t}_{\text {SCN }}$ | $\overline{\text { CNTEN Set-up Time }}$ | 2.3 |  | 2.5 |  | NA |  | NA |  | ns |
| $\mathrm{t}_{\mathrm{HCN}}$ | $\overline{\text { CNTEN }}$ Hold Time | 0.6 |  | 0.6 |  | NA |  | NA |  | ns |
| $\mathrm{t}_{\text {SRST }}$ | $\overline{\text { CNTRST }}$ Set-up Time | 2.3 |  | 2.5 |  | NA |  | NA |  | ns |

Switching Characteristics Over the Operating Range (continued)

| Parameter | Description | $\begin{gathered} -167 \\ \hline \text { CYD04S72V } \\ \text { CYD09S72V } \\ \hline \end{gathered}$ |  | -133 |  |  |  | -100 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | CYD04S72V CYD09S72V |  | CYD18S72V |  | CYD18S72V |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max | Min. | Max |  |
| $\mathrm{t}_{\text {HRST }}$ | CNTRST Hold Time | 0.6 |  | 0.6 |  | NA |  | NA |  | ns |
| $\mathrm{t}_{\text {SCM }}$ | CNT/MSK Set-up Time | 2.3 |  | 2.5 |  | NA |  | NA |  | ns |
| $\mathrm{t}_{\mathrm{HCM}}$ | CNT/MSK Hold Time | 0.6 |  | 0.6 |  | NA |  | NA |  | ns |
| $\mathrm{t}_{\mathrm{OE}}$ | Output Enable to Data Valid |  | 4.0 |  | 4.4 |  | 5.5 |  | 5.5 | ns |
| $\mathrm{t}_{\mathrm{OLz}}{ }^{[26,27]}$ | $\overline{\mathrm{OE}}$ to Low Z | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{OHz}}{ }^{[26,27]}$ | $\overline{\mathrm{OE}}$ to High Z | 0 | 4.0 | 0 | 4.4 | 0 | 5.5 | 0 | 5.5 | ns |
| $\mathrm{t}_{\mathrm{CD2}}$ | Clock to Data Valid |  | 4.0 |  | 4.4 |  | 5.0 |  | 5.2 | ns |
| $\mathrm{t}_{\text {CA2 }}$ | Clock to Counter Address Valid |  | 4.0 |  | 4.4 |  | NA |  | NA | ns |
| $\mathrm{t}_{\mathrm{CM} 2}$ | Clock to Mask Register Readback Valid |  | 4.0 |  | 4.4 |  | NA |  | NA | ns |
| $t_{D C}$ | Data Output Hold After Clock HIGH | 1.0 |  | 1.0 |  | 1.0 |  | 1.0 |  | ns |
| $\mathrm{t}_{\mathrm{CKHZ}}{ }^{[26,27]}$ | Clock HIGH to Output High Z | 0 | 4.0 | 0 | 4.4 | 0 | 4.7 | 0 | 5.0 | ns |
| $\mathrm{t}_{\mathrm{CKLZ}}{ }^{[26,27]}$ | Clock HIGH to Output Low Z | 1.0 | 4.0 | 1.0 | 4.4 | 1.0 | 4.7 | 1.0 | 5.0 | ns |
| $\mathrm{t}_{\text {SINT }}$ | Clock to INT Set Time | 0.5 | 6.7 | 0.5 | 7.5 | 0.5 | 7.5 | 0.5 | 10 | ns |
| $\mathrm{t}_{\text {RINT }}$ | Clock to INT Reset Time | 0.5 | 6.7 | 0.5 | 7.5 | 0.5 | 7.5 | 0.5 | 10 | ns |
| $\mathrm{t}_{\text {SCINT }}$ | Clock to CNTINT Set Time | 0.5 | 5.0 | 0.5 | 5.7 | NA | NA | NA | NA | ns |
| $\mathrm{t}_{\text {RCINT }}$ | Clock to CNTINT Reset time | 0.5 | 5.0 | 0.5 | 5.7 | NA | NA | NA | NA | ns |
| Port to Port Delays |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{CCS}}$ | Clock to Clock Skew | 5.2 |  | 6.0 |  | 5.7 |  | 8.0 |  | ns |
| Master Reset Timing |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RS}}$ | Master Reset Pulse Width | 5.0 |  | 5.0 |  | 5.0 |  | 5.0 |  | cycles |
| $\mathrm{t}_{\text {RSS }}$ | Master Reset Set-up Time | 6.0 |  | 6.0 |  | 6.0 |  | 8.5 |  | ns |
| $\mathrm{t}_{\text {RSR }}$ | Master Reset Recovery Time | 5.0 |  | 5.0 |  | 5.0 |  | 5.0 |  | cycles |
| $\mathrm{t}_{\text {RSF }}$ | Master Reset to Outputs Inactive |  | 10.0 |  | 10.0 |  | 10.0 |  | 10.0 | ns |
| $\mathrm{t}_{\text {RSCNTINT }}$ | Master Reset to Counter Interrupt Flag Reset Time |  | 10.0 |  | 10.0 |  | NA |  | NA | ns |

## Notes:

24. Except $\overline{\mathrm{INT}}$ and $\overline{\mathrm{CNTINT}}$ which are 20 pF
25. Except JTAG signal (tr and $\mathrm{tf}<10 \mathrm{~ns}$ max)
26. This parameter is guaranteed by design, but is not production tested
27. Test conditions used are Load 2

## JTAG Timing Characteristics

| Parameter | Description |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | -167/-133/-100 |  |  |
|  |  | Min. | Max. |  |
| $\mathrm{f}_{\text {JTAG }}$ | Maximum JTAG TAP Controller Frequency |  | 10 | MHz |
| $\mathrm{t}_{\text {TCYC }}$ | TCK Clock Cycle Time | 100 |  | ns |
| $\mathrm{t}_{\mathrm{TH}}$ | TCK Clock HIGH Time | 40 |  | ns |
| $\mathrm{t}_{\mathrm{TL}}$ | TCK Clock LOW Time | 40 |  | ns |
| $\mathrm{t}_{\text {TMSS }}$ | TMS Set-up to TCK Clock Rise | 10 |  | ns |
| $\mathrm{t}_{\text {TMSH }}$ | TMS Hold After TCK Clock Rise | 10 |  | ns |
| $\mathrm{t}_{\text {TDIS }}$ | TDI Set-up to TCK Clock Rise | 10 |  | ns |
| $\mathrm{t}_{\text {TDIH }}$ | TDI Hold After TCK Clock Rise | 10 |  | ns |
| $\mathrm{t}_{\text {TDOV }}$ | TCK Clock LOW to TDO Valid |  | 30 | ns |
| ${ }_{\text {todox }}$ | TCK Clock LOW to TDO Invalid | 0 |  | ns |

## Switching Waveforms



## Switching Waveforms (continued)

Master Reset


Read Cycle ${ }^{[11,28,29,30,31]}$


## Notes:

28. $\overline{\mathrm{OE}}$ is asynchronously controlled; all other inputs (excluding $\overline{\mathrm{MRST}}$ and JTAG) are synchronous to the rising clock edge.
29. ADS $=$ CNTEN $=$ LOW, and MRST $=$ CNTRST $=$ CNT/MSK $=\mathrm{HIGH}$.
30. The output is disabled (high-impedance state) by $C E=\mathrm{V}_{\mathrm{IH}}$ following the next rising edge of the clock.
31. Addresses do not have to be accessed sequentially since $\overline{\mathrm{ADS}}=\overline{\mathrm{CNTEN}}=\mathrm{V}_{\mathrm{IL}}$ with $\mathrm{CNT} / \overline{\mathrm{MSK}}=\mathrm{V}_{\mathrm{IH}}$ constantly loads the address on the rising edge of the CLK. Numbers are for reference only.

## Switching Waveforms (continued)

Bank Select Read ${ }^{[32, ~ 33]}$


Read-to-Write-to-Read $(\overline{\mathbf{O E}}=\mathbf{L O W})^{[31,34,35,36,37]}$


## Notes:

32. In this depth-expansion example, B1 represents Bank\#1 and B2 is Bank \#2; each bank consists of one Cypress FLEx72 device from this data sheet. ADDRESS (B1) $^{\text {( }}$ $=$ ADDRESS $_{(\mathrm{B} 2)}$.
$\overline{\mathrm{ADS}}=\overline{\mathrm{CNTEN}}=\overline{\mathrm{BEO}}-\overline{\mathrm{BE7}}=\overline{\mathrm{OE}}=\mathrm{LOW} ; \overline{\mathrm{MRST}}=\overline{\mathrm{CNTRST}}=\mathrm{CNT} / \overline{\mathrm{MSK}}=\mathrm{HIGH}$.
33. Output state (HIGH, LOW, or high-impedance) is determined by the previous cycle control signals.
34. During "No Operation," data in memory at the selected address may be corrupted and should be rewritten to ensure data integrity.
35. $\overline{\mathrm{CE}}_{0}=\overline{\mathrm{OE}}=\overline{\mathrm{BEO}}-\overline{\mathrm{BE7}}=\mathrm{LOW} ; \mathrm{CE}_{1}=\overline{\mathrm{R} / \overline{\mathrm{W}}=\overline{\mathrm{CNT}} \overline{\mathrm{BST}}=\overline{\mathrm{MRST}}=\mathrm{HIGH} \text {. }} \overline{\mathrm{BET}}=\mathrm{R} / \mathrm{W}=\mathrm{LOW} ; \mathrm{CE}_{1}=\overline{\mathrm{CNTRST}}=\overline{\mathrm{MRST}}=\mathrm{CNT} / \mathrm{MSK}=\mathrm{HIGH}$. When $\mathrm{R} / \bar{W}$ first switches low, since OE $=\mathrm{LOW}$, the Write operation cannot be completed (labelled as no operation). One clock cycle is required to three-state the I/O for the Write operation on the next rising edge of CLK.

Switching Waveforms (continued)
Read-to-Write-to-Read ( $\overline{\mathrm{OE}}$ Controlled) ${ }^{[31,34,36,37]}$


Read with Address Counter Advance ${ }^{[36]}$


Switching Waveforms (continued)
Write with Address Counter Advance ${ }^{[37]}$


## Switching Waveforms (continued)

Counter Reset ${ }^{[38,39]}$


## Notes:

38. $\overline{\mathrm{CE}}_{0}=\overline{\mathrm{BEO}}-\overline{\mathrm{BET}}=\mathrm{LOW} ; \mathrm{CE}_{1}=\overline{\mathrm{MRST}}=\mathrm{CNT} / \overline{\mathrm{MSK}}=\mathrm{HIGH}$.
39. No dead cycle exists during counter reset. A Read or Write cycle may be coincidental with the counter reset.

Switching Waveforms (continued)
Readback State of Address Counter or Mask Register ${ }^{[40, ~ 41, ~ 42, ~ 43] ~}$


## Notes:

40. $\overline{\mathrm{CE}}_{0}=\overline{\mathrm{OE}}=\overline{\mathrm{BEO}}-\overline{\mathrm{BE7}}=\mathrm{LOW} ; \mathrm{CE}_{1}=\mathrm{R} / \overline{\mathrm{W}}=\overline{\mathrm{CNTRST}}=\overline{\mathrm{MRST}}=\mathrm{HIGH}$.
41. Address in output mode. Host must not be driving address bus after $t_{C K L Z}$ in next clock cycle.
42. Address in input mode. Host can drive address bus after $t_{C K H Z}$.
43. An * is the internal value of the address counter (or the mask register depending on the CNT/MSK level) being Read out on the address lines.

## Switching Waveforms (continued)

Left_Port (L_Port) Write to Right_Port (R_Port) Read ${ }^{[44, ~ 45, ~ 46] ~}$


## Notes:

44. $\overline{\mathrm{CE}}_{0}=\overline{\mathrm{OE}}=\overline{\mathrm{ADS}}=\overline{\mathrm{CNTEN}}=\overline{\mathrm{BEO}}-\overline{\mathrm{BE7}}=\mathrm{LOW} ; \mathrm{CE}_{1}=\overline{\mathrm{CNTRST}}=\overline{\mathrm{MRST}}=\mathrm{CNT} / \overline{\mathrm{MSK}}=\mathrm{HIGH}$.
45. This timing is valid when one port is writing, and other port is reading the same location at the same time. If $\mathrm{t}_{\mathrm{ccs}}$ is violated, indeterminate data will be Read out.
46. If $t_{\mathrm{CCS}}$ < minimum specified value, then R_Port will Read the most recent data (written by L_Port) only ( $2{ }^{*} \mathrm{t}_{\mathrm{CYC}}{ }^{2}+\mathrm{t}_{\mathrm{CD} 2}$ ) after the rising edge of $R$ _Port's clock. If $\mathrm{t}_{\mathrm{CCS}} \geq$ minimum specified value, then R_Port will Read the most recent data (written by L_Port) ( $t_{\mathrm{CYC} 2}+\mathrm{t}_{\mathrm{CD} 2}$ ) after the rising edge of $R$ _Port's clock.

Switching Waveforms (continued)
Counter Interrupt and Retransmit ${ }^{[47, ~ 48, ~ 49, ~ 50, ~ 51] ~}$


Notes:
47. $\overline{\mathrm{CE}_{0}}=\overline{\mathrm{OE}}=\overline{\mathrm{BEO}}-\overline{\mathrm{BE7}}=\mathrm{LOW} ; \mathrm{CE}_{1}=\mathrm{R} / \overline{\mathrm{W}}=\overline{\mathrm{CNTRST}}=\overline{\mathrm{MRST}}=\mathrm{HIGH}$.
48. CNTINT is always driven.
49. CNTINT goes LOW when the unmasked portion of the address counter is incremented to the maximum value
50. The mask register assumed to have the value of 1FFFFh.
51. Retransmit happens if the counter remains in increment mode after it wraps to initially loaded value.

Mailbox Interrupt Timing ${ }^{[52,53,54,55,56]}$


Table 7. Read / Write and Enable Operation (Any Port) ${ }^{[1,14,57,58,59]}$

| Inputs |  |  |  |  | Outputs | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OE | CLK | $\mathrm{CE}_{0}$ | $\mathrm{CE}_{1}$ | R/W | $\mathrm{DQ}_{0}-\mathrm{DQ}_{71}$ |  |
| X | - | H | X | X | High-Z | Deselected |
| X | $\square$ | X | L | X | High-Z | Deselected |
| X | - | L | H | L | $\mathrm{D}_{\text {IN }}$ | Write |
| L | $\square$ | L | H | H | Dout | Read |
| H | X | L | H | X | High-Z | Outputs Disabled |

Notes:
52. $\overline{\mathrm{CE}}_{0}=\overline{\mathrm{OE}}=\overline{\mathrm{ADS}}=\overline{\mathrm{CNTEN}}=\mathrm{LOW} ; \mathrm{CE}_{1}=\overline{\mathrm{CNTRST}}=\overline{\mathrm{MRST}}=\mathrm{CNT} / \overline{\mathrm{MSK}}=\mathrm{HIGH}$.
53. Address "1FFFF" is the mailbox location for R_Port.
54. L_Port is configured for Write operation, and $\bar{R}$ Port is configured for Read operation.
55. A $\bar{t}$ least one byte enable ( $\overline{\mathrm{B} 0}-\overline{\mathrm{B} 3}$ ) is required to be active during interrupt operations.
56. Interrupt flag is set with respect to the rising edge of the Write clock, and is reset with respect to the rising edge of the Read clock.
57. OE is an asynchronous input signal.
58. When CE changes state, deselection and Read happen after one cycle of latency.
59. $\overline{C E}_{0}=\overline{\mathrm{OE}}=\mathrm{LOW} ; \mathrm{CE}_{1}=\mathrm{R} / \mathrm{W}=\mathrm{HIGH}$.

## Ordering Information

256K $\times 72$ (18Mb) 3.3V Synchronous CYD18S72V Dual-Port SRAM

| Speed <br> $(\mathrm{MHz})$ | Ordering Code | Package <br> Name | Package Type | Operating Range |
| :---: | :--- | :---: | :--- | :--- |
| 133 | CYD18S72V-133BBC | BB484 | $484-$-ball Grid Array <br> $23 \mathrm{~mm} \times 23 \mathrm{~mm}$ with 1.0 mm pitch (FBGA) | Commercial |
| 100 | CYD18S72V-100BBC | BB484 | 484 -ball Grid Array <br> $23 \mathrm{~mm} \times 23 \mathrm{~mm}$ with 1.0 mm pitch (FBGA) | Commercial |
|  |  | BB484 | $484-$ ball Grid Array <br> $23 \mathrm{~mm} \times 23 \mathrm{~mm}$ with 1.0 mm pitch (FBGA) | Industrial |
|  | CYD18S72V-100BBI |  |  |  |

$128 \mathrm{~K} \times 72$ (9Mb) 3.3V Synchronous CYD09S72V Dual-Port SRAM

| 167 | CYD09S72V-167BBC | BB484 | 484-ball Grid Array <br> $23 \mathrm{~mm} \times 23 \mathrm{~mm}$ with 1.0 mm pitch (FBGA) | Commercial |
| :---: | :---: | :---: | :---: | :---: |
| 133 | CYD09S72V-133BBC | BB484 | 484-ball Grid Array <br> $23 \mathrm{~mm} \times 23 \mathrm{~mm}$ with 1.0 mm pitch (FBGA) | Commercial |
|  | CYD09S72V-133BBI | BB484 | 484-ball Grid Array <br> $23 \mathrm{~mm} \times 23 \mathrm{~mm}$ with 1.0 mm pitch (FBGA) | Industrial |

64K x 72 (4Mb) 3.3 Synchronous CYD04S72V Dual-Port SRAM

| 167 | CYD04S72V-167BBC | BB484 | 484-ball Grid Array <br> $23 \mathrm{~mm} \times 23 \mathrm{~mm}$ with 1.0 mm pitch (FBGA) | Commercial |
| :--- | :--- | :--- | :--- | :--- |
| 133 | CYD04S72V-133BBC | BB484 | $484-$ ball Grid Array <br> $23 \mathrm{~mm} \times 23 \mathrm{~mm}$ with 1.0 mm pitch (FBGA) | Commercial |
|  |  |  | BB484 | $484-$ ball Grid Array <br> $23 \mathrm{~mm} \times 23 \mathrm{~mm}$ with 1.0 mm pitch (FBGA) |
|  | CYD04S72V-133BBI |  |  |  |

Package Diagram
484-ball FBGA ( $23 \mathrm{~mm} \times 23 \mathrm{~mm} \times 1.9 \mathrm{~mm}$ ) BB484


FLEx72 is a trademark of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.

## Document History Page

| Document Title: FLEx72 ${ }^{\text {TM }} 3.3 \mathrm{~V} 64 \mathrm{~K} / 128 \mathrm{~K} / 256 \mathrm{~K} \times 72$ Synchronous Dual-Port RAM Document Number: 38-06069 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| REV. | ECN NO. | Issue Date | Orig. of Change | Description of Change |
| ** | 125859 | 06/17/03 | SPN | New Data Sheet |
| *A | 128707 | 08/01/03 | SPN | Added - 133 speed bin Updated spec values for $I_{C C}, t_{H A}, t_{H B}, t_{H W}, t_{H D}$ Added new parameter ICC1 Added bank select read and read to write to read ( $\overline{\mathrm{OE}}=\mathrm{low}$ ) timing diagrams |
| *B | 128997 | 09/18/03 | SPN | Updated spec values for $\mathrm{t}_{\mathrm{OE},} \mathrm{t}_{\mathrm{OHZ}}, \mathrm{t}_{\mathrm{CH}}, \mathrm{t}_{\mathrm{CL} 2}, \mathrm{t}_{\mathrm{HA}}, \mathrm{t}_{\mathrm{HB}}, \mathrm{t}_{\mathrm{HW}}, \mathrm{t}_{\mathrm{HD}}, \mathrm{I}_{\mathrm{CC}}, \mathrm{I}_{\mathrm{SB} 5}, \mathrm{t}_{\mathrm{SA}}$, $\mathrm{t}_{\mathrm{SB}}, \mathrm{t}_{\mathrm{sw}}, \mathrm{t}_{\mathrm{sD}}, \mathrm{t}_{\mathrm{CD} 2}$ <br> Updated read to write ( $\overline{\mathrm{OE}}=$ low) timing diagram <br> Updated Master Reset values for trs, , RSR , R $_{\text {RSF }}$ <br> Updated pinout <br> Updated $\mathrm{V}_{\text {CORE }}$ voltage range |
| ${ }^{*}$ C | 129936 | 09/30/03 | SPN | Updated Package Diagram Updated $\mathrm{t}_{\mathrm{CD} 2}$ value on first page Removed Preliminary Status |
| *D | 233830 | See ECN | WWZ | Added 4 M and $9 \mathrm{M} \times 72$ devices into the datasheet with updated pinout, pin description table, power table, and timing table. <br> Changed the title and Added back Preliminary status to reflect the addition of 4 M and 9 M devices. <br> Removed FLEX72-E word from the document. <br> Added counter related functions for 4 M and 9 M . <br> Removed standard JTAG description. <br> Updated block diagram. <br> Updated pinout with FTSEL and one more PORTSTD pins per port. <br> Updated tRSF of CYD18S72V value. |


[^0]:    Notes:
    18. The " $X$ " in this diagram represents the counter upper bits.
    19. Boundary scan is IEEE 1149.1-compatible. See "Performing a Pause/Restart" for deviation from strict 1149.1 compliance.

