# DATA SHEET



# MOS INTEGRATED CIRCUIT $\mu$ PD444010L-X

# 4M-BIT CMOS STATIC RAM 512K-WORD BY 8-BIT EXTENDED TEMPERATURE OPERATION

## Description

The  $\mu$ PD444010L-X is a high speed, low power, 4,194,304 bits (524,288 words by 8 bits) CMOS static RAM. The  $\mu$ PD444010L-X has two chip enable pins (/CE1, CE2) to extend the capacity. The  $\mu$ PD444010L-X is packed in 48-pin plastic TSOP (I).

## Features

- 524,288 words by 8 bits organization
- Fast access time: 70, 85, 100, 120, 150, 200 ns (MAX.)
- Low voltage operation

(B version : Vcc = 2.7 to 3.6 V, C version : Vcc = 2.2 to 3.6 V, D version : Vcc = 1.8 to 3.6 V)

## ★ • Low Vcc data retention

(B version: 2.0 V (MIN.), C version: 1.5 V (MIN.), D version: 1.5 V (MIN.))

- Operating ambient temperature: TA = -25 to +85 °C
- Output Enable input for easy application
- Two Chip Enable inputs: /CE1, CE2

Part number	Access time	Operating supply	Operating ambient	Supply current				
	ns (MAX.)	voltage	temperature	At operating	At standby	At data retention		
		V	°C	mA (MAX.)	μΑ (MAX.)	μΑ (MAX.)		
μPD444010L-BxxX	70, 85	2.7 to 3.6	–25 to +85	40	7	7		
μPD444010L-CxxX	100, 120	2.2 to 3.6						
$\mu$ PD444010L-DxxX <sup>Note</sup>	150, 200	1.8 to 3.6						

Note Under development

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

## **Ordering Information**

Part number	Package	Access time ns (MAX.)	Operating supply voltage V	Operating temperature °C	Remark
μPD444010LGY-B70X-MJH	48-pin Plastic TSOP (I) (12×18) (Normal bent)	70	2.7 to 3.6	-25 to +85	B version
μPD444010LGY-B70X-MKH	48-pin Plastic TSOP (I) (12×18) (Reverse bent)				
μPD444010LGY-B85X-MJH	48-pin Plastic TSOP (I) (12×18) (Normal bent)	85			
μPD444010LGY-B85X-MKH	48-pin Plastic TSOP (I) (12×18) (Reverse bent)				
μΡD444010LGY-C10X-MJH	48-pin Plastic TSOP (I) (12×18) (Normal bent)	100	2.2 to 3.6		C version
μΡD444010LGY-C10X-MKH	48-pin Plastic TSOP (I) (12×18) (Reverse bent)				
μΡD444010LGY-C12X-MJH	48-pin Plastic TSOP (I) (12×18) (Normal bent)	120			
μΡD444010LGY-C12X-MKH	48-pin Plastic TSOP (I) (12×18) (Reverse bent)				
μPD444010LGY-D15X-MJH <sup>Note</sup>	48-pin Plastic TSOP (I) (12×18) (Normal bent)	150	1.8 to 3.6		D version
μPD444010LGY-D15X-MKH <sup>Note</sup>	48-pin Plastic TSOP (I) (12×18) (Reverse bent)				
μPD444010LGY-D20X-MJH <sup>Note</sup>	48-pin Plastic TSOP (I) (12×18) (Normal bent)	200	]		
μPD444010LGY-D20X-MKH <sup>Note</sup>	48-pin Plastic TSOP (I) (12×18) (Reverse bent)				

Note Under development

\*

#### Pin Configurations (Marking Side)

/xxx indicates active low signal.

## 48-pin Plastic TSOP (I) (12×18) (Normal bent) [ μPD444010LGY-BxxX-MJH ] [ μPD444010LGY-CxxX-MJH ] [ μPD444010LGY-DxxX-MJH ]

		1
A16 O>	1 48	←─────────────────────── A17
A15 O>	2 47	
A14 O>	3 46	
A13 O>	4 45	
A12 O>	5 44	<b>←→</b> ○ I/O8
A11 O→	6 43	
A9 ○>	7 42	<b>←→</b> ○ I/07
A8 O→	8 41	
NC O	9 40	<b>←→</b> ○ I/O6
NC O	10 39	
/WE O→	11 38	<b>←→</b> ○ I/O5
CE2 O	12 37	
IC O	13 36	
NC ()	14 35	<b>←→</b> ○ I/O4
NC O	15 34	
NC O	16 33	<b>←→</b> ○ I/O3
A18 O>	17 32	
A7 O►	18 31	<b>←→</b> ○ I/O2
A6 O>	19 30	
A5 ○	20 29	<b>←→</b> ○ I/01
A4 O>	21 28	<○ /OE
A3 ○	22 27	
A2 ○>	23 26	←────────── /CE1
A1 O>	24 25	
		]

A0 - A18	: Address inputs	
I/O1 - I/O8	: Data inputs / outputs	
/CE1, CE2	: Chip Enable 1, 2	
/WE	: Write Enable	
/OE	: Output Enable	
Vcc	: Power supply	
GND	: Ground	
NC	: No Connection	
IC Note	: Internal Connection	

Note Leave this pin unconnected or connect to GND.

Remark Refer to Package Drawings for the 1-pin marking.

Data Sheet M13960EJ3V0DS00

		-
A17 O►	48 1	<b>←</b> ⊖ A16
NC Ō	47 2	
GND O	46 3	
A10 ○	45 4	<u> </u>
I/O8 ◯>	44 5	
NC O	43 6	
I/07 ○ <del>&lt; →</del>	42 7	′ <b>←</b> ──○ A9
NC O	41 8	A8
I/O6 ○◀━━►	40 9	
NC O	39 10	
I/O5 ○◄━━	38 11	<○ /WE
Vcc ()	37 12	. ← ─ ○ CE2
NC O	36 13	s⊢⊖ ic
I/O4 ○ <del>&lt; →</del>	35 14	
	34 15	NC
I/O3 ◯ <del>&lt; →</del>	33 16	
	32 17	
I/O2 ◯ <b>&gt;</b>	31 18	-
	30 19	-
I/01 ◯ <del>&lt; →</del>	29 20	-
/OE ◯>	28 21	-
	27 22	
/CE1 ◯>	26 23	
A0 ○>	25 24	O A1

A0 - A18	: Address inputs
I/O1 - I/O8	: Data inputs / outputs
/CE1, CE2	: Chip Enable 1, 2
/WE	: Write Enable
/OE	: Output Enable
Vcc	: Power supply
GND	: Ground
NC	: No Connection
IC Note	: Internal Connection

Note Leave this pin unconnected or connect to GND.

Remark Refer to Package Drawings for the 1-pin marking.


4

 $\star$ 

NEC

## **Block Diagram**

NEC



#### **Truth Table**

/CE1	CE2	/OE	/WE	Mode	I/O	Supply current
Н	×	×	×	Not selected	High impedance	lsв
×	L	×	×			
L	н	Н	н	Output disable		ICCA
L	н	L	н	Read	Dout	
L	Н	×	L	Write	Din	

Remark ×: Don't care

## **Electrical Specifications**

#### **Absolute Maximum Ratings**

Parameter	Symbol	Condition	Rating	Unit
Supply voltage	Vcc		-0.5 <sup>Note</sup> to +4.0	V
Input / Output voltage	VT		-0.5 <sup>Note</sup> to Vcc+0.4 (4.0 V MAX.)	V
Operating ambient temperature	TA		-25 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

Note -3.0 V (MIN.) (Pulse width : 30 ns)

Caution Exposing the device to stress above those listed in Absolute Maximum Rating could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

#### **Recommended Operating Conditions**

Parameter	Symbol	Condition	μPD444010L-BxxX		μPD4440	10L-CxxX	μPD4440	Unit	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Supply voltage	Vcc		2.7	3.6	2.2	3.6	1.8	3.6	V
High level input voltage	Vін	$2.7~\text{V} \leq \text{Vcc} \leq 3.6~\text{V}$	2.4	Vcc+0.4	2.4	Vcc+0.4	2.4	Vcc+0.4	V
		$2.2 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	-	-	2.0	Vcc+0.3	2.0	Vcc+0.3	
		$1.8 \text{ V} \leq \text{Vcc} < 2.2 \text{ V}$	-	-	-	-	1.6	Vcc+0.2	
Low level input voltage	VIL		-0.3 <sup>Note</sup>	+0.5	-0.3 <sup>Note</sup>	+0.3	-0.3 <sup>Note</sup>	+0.2	V
Operating ambient temperature	TA		-25	+85	-25	+85	-25	+85	°C

Note -1.5 V (MIN.) (Pulse width: 30 ns)

## Capacitance (T<sub>A</sub> = 25 °C, f = 1 MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	CIN	V <sub>IN</sub> = 0 V			8	pF
Input / Output capacitance	Cı/o	$V_{I/O} = 0 V$			10	pF

Remarks 1. VIN : Input voltage

VI/o : Input / Output voltage

2. These parameters are periodically sampled and not 100% tested.

Parameter	Symbol	Test condition	n	Vo	cc ≥ 2.7	7 V	Vc	c ≥ <b>2</b> .2	2 V	Vo	Unit		
				μPD4	44010L	-BxxX	μPD444010L-CxxX			μPD444010L-DxxX			
				MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Input leakage	lu	$V_{IN} = 0 V$ to $V_{CC}$		-1.0		+1.0	-1.0		+1.0	-1.0		+1.0	μΑ
current													
I/O leakage	Ilo	$V_{I/O} = 0 V \text{ to } V_{CC}, /CE1 =$	-1.0		+1.0	-1.0		+1.0	-1.0		+1.0	μΑ	
current		$CE2 = V_{IL} \text{ or } /WE = V_{IL}$	or /OE = VIH										
Operating	ICCA1	/CE1 = VIL, CE2 = VIH,			-	40		-	40		-	40	mA
supply current		Minimum cycle time,	$Vcc \le 2.7 V$		-	-		-	38		-	38	
		$I_{VO} = 0 \text{ mA}$	$Vcc \le 2.2 V$		-	-		-	-		-	35	
	ICCA2	/CE1 = VIL, CE2 = VIH,				10			10			10	
		Ivo = 0 mA	$Vcc \le 2.7 V$			-			8			8	
			$Vcc \le 2.2 V$			-			-			6	
	Іссаз	$/CE1 \le 0.2 \text{ V}, \text{ CE2} \ge \text{V}_{CC} - 0.2 \text{ V},$				8			8			8	
		Cycle = 1 MHz, I <sub>VO</sub> = 0 mA,											
		$V_{\text{IL}} \leq 0.2 \ V,$	$Vcc \le 2.7 V$			-			6			6	
		$V_{\text{IH}} \geq V_{\text{CC}} - 0.2 \text{ V}$	$Vcc \le 2.2 V$			-			-			6	
Standby	lsв	/CE1 = VIH or CE2 = VIL	,			0.6			0.6			0.6	mA
supply current	ISB1	$/CE1 \ge Vcc - 0.2 V$ ,			0.5	7		0.5	7		0.5	7	μΑ
		$CE2 \geq Vcc - 0.2 \ V$	$Vcc \le 2.7 V$		-	-		0.4	6		0.4	6	
			$Vcc \le 2.2 V$		-	-		_	-		0.3	5	
	ISB2	$CE2 \le 0.2 V$			0.5	7		0.5	7		0.5	7	
			$Vcc \le 2.7 V$		-	-		0.4	6		0.4	6	
			$Vcc \le 2.2 V$		-	-		-	-		0.3	5	
High level	Vон	Іон = -0.5 mA		2.4			2.4			2.4			V
output voltage			$Vcc \le 2.7 V$	-			1.8			1.8			
			$Vcc \le 2.2 V$	-			_			1.5			
Low level	Vol	loL = 1.0 mA				0.4			0.4			0.4	V
output voltage													

## DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)

Remarks 1. VIN : Input voltage


VI/0 : Input / Output voltage


2. These DC characteristics are in common regardless of package types and access time.

## AC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)


## **AC Test Conditions**

#### [ *µ*PD444010L-B70X, *µ*PD444010L-B85X ]





#### **Output Waveform**




**Output Load** 

1TTL + 50 pF


#### [ µPD444010L-C10X, µPD444010L-C12X ]

#### Input Waveform (Rise and Fall Time $\leq$ 5 ns)



#### [ µPD444010L-D15X, µPD444010L-D20X ]

#### Input Waveform (Rise and Fall Time ≤ 5 ns)



Parameter	Symbol		Vcc ≥	2.7 V			Vcc ≥	2.2 V			Vcc ≥	1.8 V		Unit	Condition
		$\mu$ PD44	4010L	μPD44	44010L	μPD44	4010L	μPD44	14010L	μPD44	14010L	μPD44	44010L		
		-B7	70X	-B8	35X	-C	10X	-C1	12X	-D1	15X	-D2	20X		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	trc	70		85		100		120		150		200		ns	
Address access time	taa		70		85		100		120		150		200	ns	Note 1
/CE1 access time	tco1		70		85		100		120		150		200	ns	
CE2 access time	tco2		70		85		100		120		150		200	ns	
/OE to output valid	toe		35		40		50		60		70		100	ns	
Output hold from address change	tон	10		10		10		10		10		10		ns	
/CE1 to output in low impedance	tLZ1	10		10		10		10		10		10		ns	Note 2
CE2 to output in low impedance	tLZ2	10		10		10		10		10		10		ns	
/OE to output in low impedance	to∟z	5		5		5		5		5		5		ns	
/CE1 to output in high impedance	tHZ1		25		30		35		40		50		70	ns	
CE2 to output in high impedance	tHZ2		25		30		35		40		50		70	ns	
/OE to output in high impedance	tонz		25		30		35		40		50		70	ns	


#### Read Cycle

**Notes 1.** The output load is 1TTL + 50 pF ( $\mu$ PD444010L-BxxX) or 1TTL + 30 pF ( $\mu$ PD444010L-CxxX, -DxxX).

2. The output load is 1TTL + 5 pF.

Remark These AC characteristics are in common regardless of package types.

## **Read Cycle Timing Chart**



**Remark** In read cycle, /WE should be fixed to high level.

Data Sheet M13960EJ3V0DS00


#### Write Cycle

Parameter	Symbol	Vcc ≥		2.7 V		$Vcc \ge 2.2 V$			$V_{CC} \ge 1.8 V$				Unit	Condition	
		μPD44	4010L	μPD44	4010L	μPD44	14010L	μPD44	4010L	μPD44	4010L	μPD44	44010L		
		-B70X		-B85X		-C10X		-C12X		-D15X		-D20X			
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	twc	70		85		100		120		150		200		ns	
/CE1 to end of write	tcw1	55		70		80		100		120		160		ns	
CE2 to end of write	tcw2	55		70		80		100		120		160		ns	
Address valid to end of write	taw	55		70		80		100		120		160		ns	
Address setup time	tas	0		0		0		0		0		0		ns	
Write pulse width	twp	50		55		60		85		100		140		ns	
Write recovery time	twr	0		0		0		0		0		0		ns	
Data valid to end of write	tow	30		35		40		60		80		100		ns	
Data hold time	tрн	0		0		0		0		0		0		ns	
/WE to output in high impedance	twнz		25		30		35		40		50		70	ns	Note
Output active from end of write	tow	5		5		5		5		5		5		ns	

**Note** The output load is 1TTL + 5 pF.

**Remark** These AC characteristics are in common regardless of package types.

## Write Cycle Timing Chart 1 (/WE Controlled)




Cautions 1. During address transition, at least one of pins /CE1, CE2, /WE should be inactivated.

2. When I/O pins are in the output state, do not apply to the I/O pins signals that are opposite in phase with output signals.

Remarks 1. Write operation is done during the overlap time of a low level /CE1, /WE and a high level CE2.

- If /CE1 changes to low level at the same time or after the change of /WE to low level, or if CE2 changes to high level at the same time or after the change of /WE to low level, the I/O pins will remain high impedance state.
- **3.** When /WE is at low level, the I/O pins are always high impedance. When /WE is at high level, read operation is executed. Therefore /OE should be at high level to make the I/O pins high impedance.

## Write Cycle Timing Chart 2 (/CE1 Controlled)




Cautions 1. During address transition, at least one of pins /CE1, CE2, /WE should be inactivated.

2. When I/O pins are in the output state, do not apply to the I/O pins signals that are opposite in phase with output signals.

Remark Write operation is done during the overlap time of a low level /CE1, /WE and a high level CE2.

## Write Cycle Timing Chart 3 (CE2 Controlled)



- Cautions 1. During address transition, at least one of pins /CE1, CE2, /WE should be inactivated.
  - 2. When I/O pins are in the output state, do not apply to the I/O pins signals that are opposite in phase with output signals.

Remark Write operation is done during the overlap time of a low level /CE1, /WE and a high level CE2.


Parameter	Symbol	Test Condition	Vo	cc ≥ <b>2.</b> 7	7 V	Vo	c ≥ 2.2	2 V	Vo	c ≥ 1.8	3 V	Unit
			μP	D4440	10L	μPl	D4440	10L	μPl	D4440	10L	
				-B××X		-C××X			-D××X			
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Data retention supply voltage	VCCDR1	$\label{eq:cell} \begin{array}{l} \mbox{/CE1} \geq V_{CC} - 0.2 \ V, \\ \mbox{CE2} \geq V_{CC} - 0.2 \ V \end{array}$	2.0		3.6	1.5		3.6	1.5		3.6	V
	VCCDR2	$CE2 \leq 0.2 \text{ V}$	2.0		3.6	1.5		3.6	1.5		3.6	
Data retention supply current	ICCDR1	$\label{eq:Vcc} \begin{array}{l} V_{CC} = 3.0 \ \text{V}, \ /\text{CE1} \geq V_{CC} - 0.2 \ \text{V}, \\ \text{CE2} \geq V_{CC} - 0.2 \ \text{V} \ \text{or} \ \text{CE2} \leq 0.2 \ \text{V} \end{array}$		0.5	7		0.5	7		0.5	7	μA
	ICCDR2	Vcc = 3.0 V, CE2 $\leq$ 0.2 V		0.5	7		0.5	7		0.5	7	
Chip deselection to data retention mode	<b>t</b> CDR		0			0			0			ns
Operation recovery time	tĸ		trc <sup>Note</sup>			trc <sup>Note</sup>			trc <sup>Note</sup>			ns

## Low Vcc Data Retention Characteristics (T<sub>A</sub> = -25 to +85 °C)

Note tRC: Read cycle time


## **Data Retention Timing Chart**

## (1) /CE1 Controlled



Note B version : 2.7 V, C version : 2.2 V, D version : 1.8 V

- **Remark** On the data retention mode by controlling /CE1, the input level of CE2 must be  $CE2 \ge Vcc 0.2 V$  or  $CE2 \le 0.2 V$ . The other pins (Address, I/O, /WE, /OE) can be in high impedance state.
- (2) CE2 Controlled




Note B version : 2.7 V, C version : 2.2 V, D version : 1.8 V

Remark The other pins (/CE1, Address, I/O, /WE, /OE) can be in high impedance state.

# NEC

## Package Drawings

# \* 48-PIN PLASTIC TSOP(I) (12x18)




#### NOTES

- 1. Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.
- 2. "A" excludes mold flash. (Includes mold flash : 12.4 mm MAX.)

ITEM	MILLIMETERS
А	12.0±0.1
В	0.45 MAX.
С	0.5 (T.P.)
D	0.22±0.05
Е	0.1±0.05
F	1.2 MAX.
G	1.0±0.05
I	16.4±0.1
J	0.8±0.2
к	0.145±0.05
L	0.5
М	0.10
Ν	0.10
Р	18.0±0.2
Q	$3^{\circ}^{+5^{\circ}}_{-3^{\circ}}$
R	0.25
S	0.60±0.15
5	648GY-50-MJH1-1

## \* 48-PIN PLASTIC TSOP(I) (12x18)



#### NOTES

- 1. Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.
- 2. "A" excludes mold flash. (Includes mold flash : 12.4 mm MAX.)

ITEM	MILLIMETERS
Α	12.0±0.1
В	0.45 MAX.
С	0.5 (T.P.)
D	0.22±0.05
Е	0.1±0.05
F	1.2 MAX.
G	1.0±0.05
I	16.4±0.1
J	0.8±0.2
К	0.145±0.05
L	0.5
М	0.10
Ν	0.10
Р	18.0±0.2
Q	$3^{\circ + 5^{\circ}}_{-3^{\circ}}$
R	0.25
S	0.60±0.15
s	648GY-50-MKH1-1

## **Recommended Soldering Conditions**

Please consult with our sales offices for soldering conditions of the  $\mu$ PD444010L-X.

## **Types of Surface Mount Device**

 $\label{eq:model} \begin{array}{l} \mu \mbox{PD444010LGY-BxxX-MJH: 48-pin Plastic TSOP (I) (12\times18) (Normal bent)} \\ \mu \mbox{PD444010LGY-BxxX-MKH: 48-pin Plastic TSOP (I) (12\times18) (Reverse bent)} \\ \mu \mbox{PD444010LGY-CxxX-MJH: 48-pin Plastic TSOP (I) (12\times18) (Reverse bent)} \\ \mu \mbox{PD444010LGY-DxxX-MJH: 48-pin Plastic TSOP (I) (12\times18) (Reverse bent)} \\ \mu \mbox{PD444010LGY-DxxX-MJH: 48-pin Plastic TSOP (I) (12\times18) (Normal bent)} \\ \mu \mbox{PD444010LGY-DxxX-MJH: 48-pin Plastic TSOP (I) (12\times18) (Reverse bent)} \\ \end{array}$ 

#### NOTES FOR CMOS DEVICES

## **①** PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

#### Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

#### **②** HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## **③** STATUS BEFORE INITIALIZATION OF MOS DEVICES

#### Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

[MEMO]

NEC

- The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property
  rights of third parties by or arising from use of a device described herein or any other liability arising from use
  of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other
  intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative
  purposes in semiconductor product operation and application examples. The incorporation of these circuits,
  software, and information in the design of the customer's equipment shall be done under the full responsibility
  of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third
  parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:
   "Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a
   customer designated "quality assurance program" for a specific application. The recommended applications of
   a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device
   before using it in a particular application.
  - Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
  - Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
  - Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.