8K x 8/9 Dual-Port Static RAM

2

CY7B144 CY7B145 YPRESS

Features

- 0.8-micron BiCMOS for high performance
- High-speed access
- -15 ns (commercial)
- -25 ns (military)
- Automatic power-down
- Fully asynchronous operation
- Master/Slave select pin allows bus width expansion to 16/18 bits or more
- Busy arbitration scheme provided
- Semaphores included to permit software handshaking between ports
- INT flag for port-to-port communica-
- Available in 68-pin LCC/PLCC/PGA
- TTL compatible


Functional Description

The CY7B144 and CY7B145 are highspeed BiCMOS 8K x 8 and 8K x 9 dualport static RAMs. Various arbitration schemes are included on the CY7B144/5 tohandlesituationswhenmultipleprocessors access the same piece of data. Two ports are provided permitting independent, asynchronous access for reads and writes to any location in memory. The CY7B144/5 can be utilized as a standalone 64-Kbit dual-port static RAM or multiple devices can be combined in order to function as a 16/18-bit or wider master/slave dual-port static RAM. An M/S pin is provided for implementing 16/18-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor/multiprocessor designs, communications status buffering, and dual-port video/graphics memory.

with Sem, Int, Busy

Each port has independent control pins: chip enable (CE), read or write enable (R/W), and output enable (OE). Two flags, BUSY and INT, are provided on each port. BUSY signals that the port is trying to access the same location currently being accessed by the other port. The interrupt flag (INT) permits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power-down feature is controlled independently on each port by a chip enable (CE) pin or SEM pin.

The CY7B144 and CY7B145 are available in 68-pin LCCs, PLCCs, and PGAs.



- BUSY is an output in master mode and an input in slave mode.
- 2. Master: push-pull output and requires no pull-up resistor.




Pin Configurations

68-Pin PGA Top View

| | | 51 | 50 | 48 | 46 | 44 | 42 | 40 | 38 | 36 | l | | |
|---|-------------------|-------------------|-------------------|-------------------|--------------------|-------------------|-------------------|-------------------|-------------------|-----------------------|------------------------|------|--|
| | | A _{5L} | A _{4L} | A _{2L} | A _{ÜL} | BUSYL | M/S | INTR | A _{1R} | A _{3R} | | | |
| | 53 | 52 | 49 | 47 | 45 | 43 | 41 | 39 | 37 | 35 | 34 | | |
| | A _{7L} | A _{ēL} | AgL | A ₁ L | INT∟ | GND | BUSYR | A _{0R} | A _{2R} | A _{4R} | ASR | | |
| | 55 | 54 | | | 32 | 33 | 1 | | | | | | |
| ì | A _{9L} | A _{6L} | | | A _{7R} | A _{6R} | | | | | | | |
| Ì | 57 | 56 | 1 | | | | | | | 30 31 | | | |
| | A _{11L} | A _{16L} | | | | | | | | A _{9R} | AeR | | |
| | 59 | 58 | İ | | | | | | | 28 | 29 | | |
| | Vcc | A _{12L} | | | A _{11R} | A _{10R} | | | | | | | |
| | 61 | 60 | | | | | | | | 26 | 27 | 1 | |
| | NC | NC | | | | 78144 | /5 | | | GND | A _{12R} | | |
| | 63 | 62 | | | | | | | | 24 | 25 | 1 | |
| | SEML | CEL | | | | | | | | NC | NC | | |
| 1 | 65 | 64 | | | | | | | | 22 | 23 | 1 | |
| | ŒL | R/W _L | | | | | | | | SEMR | CER | | |
| | 67 | 66 | | | | | | | | 20 OE _R | 21 R/W _R | | |
| | 1/O ₀₁ | NC[4] | | | | | | | | | | l | |
| | 68 | 1 | 3 | 5 | 7 | 9 | 11 | 13 | 15 | 18 | 19 | l | |
| | I/O _{1L} | I/O _{2L} | I/O _{4L} | GND | 1/0 ₇ L | GND | I/O ₁₈ | v_{cc} | I/O _{4R} | I/O _{7R} | VC[3] | l | |
| • | | 2 | 4 | 6 | 8 | 10 | 12 | 14 | 16 | 17 | | - | |
| | | I/O _{SL} | 1/O _{5L} | I/O _{6L} | Vcc | 1/O _{0R} | 1/O _{2R} | I/O _{3R} | 1/O _{5R} | I/O _{6R} | B14 | 14-2 | |

68-Pin LCC/PLCC Top View



Notes:

- 3. I/O_{8R} on the CY7B145.
- I/O_{8L} on the CY7B145.

Pin Definitions

| Left Port | Right Port | Description |
|--------------------------|--------------------------|---|
| I/O _{0L-7L(8L)} | I/O _{0R-7R(8R)} | Data bus Input/Output |
| A _{0L-12L} | A _{0R-12R} | Address Lines |
| CEL | CER | Chip Enable |
| OE L | ŌE _R | Output Enable |
| R/W _L | R/\overline{W}_R | Read/Write Enable |
| SEML | SEM _R | Semaphore Enable. When asserted LOW, allows access to eight semaphores. The three least significant bits of the address lines will determine which semaphore to write or read. The $1/0_0$ pin is used when writing to a semaphore. Semaphores are requested by writing a 0 into the respective location. |
| INTL | INT _R | Interrupt Flag, \overline{INT}_L is set when right port writes location 1FFE and is cleared when left port reads location 1FFE. \overline{INT}_R is set when left port writes location 1FFF and is cleared when right port reads location 1FFF. |
| BUSYL | BUSYR | Busy Flag |
| M/S | | Master or Slave Select |
| V _{CC} | | Power |
| GND | | Ground |

Selection Guide

| | | 7B144-15 7B145-15 | 7B144-25 7B145-25 | 7B144-35 7B145-35 |
|-----------------------------------|------------|----------------------|----------------------|----------------------|
| Maximum Access Time (ns) | | 15 | 25 | 35 |
| Maximum Operating | Commercial | 260 | 220 | 210 |
| Current (mA) | Military | | 280 | 250 |
| Maximum Standby | Commercial | 90 | 75 | 70 |
| Current for I _{SB1} (mA) | Military | | 80 | 75 |

CY7B145



DC Voltage Applied to Outputs

Maximum Ratings (Above which the useful life may be impaired. For user guidelines. not tested.) Storage Temperature -65° C to $+150^{\circ}$ C Ambient Temperature with Power Applied -55°C to +125°C Supply Voltage to Ground Potential $\dots -0.5V$ to +7.0V

in High Z State -0.5V to +7.0V DC Input Voltage^[5] -0.5V to +7.0V

| Static Discharge Voltage(per MIL-STD-883, Method 3015) | >2001V |
|--|---------|
| Latch-Up Current | >200 mA |

Operating Range

| Range | Ambient Temperature | v _{cc} |
|-------------------------|------------------------|-----------------|
| Commercial | 0°C to +70°C | 5V ± 10% |
| Industrial | -40°C to +85°C | 5V ± 10% |
| Military ^[6] | −55°C to +125°C | 5V ± 10% |

Electrical Characteristics Over the Operating Dance[7]

| | | | | 7B14 7B14 | 4-15 5-15 | | 4-25 5-25 | | 4-35 5-35 | |
|------------------|---|--|------------|--------------|--------------|------|--------------|------|--------------|------|
| Parameter | Description | Test Conditions | | | Max. | Min. | Max. | Min. | Max. | Unit |
| V_{OH} | Output HIGH Voltage | $V_{CC} = Min., I_{OH} = -4.0 n$ | 1 A | 2.4 | | 24 | | 24 | | V |
| V _{OL} | Output LOW Voltage | V_{CC} = Min., I_{OL} = 4.0 mA | | | 0.4 | | 0.4 | | 0.4 | V |
| V _{III} | Input HIGH Voltage | | | 2.2 | | 2.2 | | 2.2 | | V |
| V_{IL} | Input LOW Voltage | | | | 0.8 | | 0.8 | | 0.8 | V |
| I_{IX} | Input Leakage Current | $GND \le V_I \le V_{CC}$ | | -10 | +10 | -10 | +10 | -10 | +10 | μΑ |
| I _{OZ} | Output Leakage Current | Outputs Disabled, GND $\leq V_O \leq V_{CC}$ | | -10 | +10 | -10 | +10 | -10 | +10 | μA |
| I_{CC} | Operating Current $V_{CC} = Max.$ | | Com'l | | 260 | | 220 | | 210 | mA |
| | | I _{OUT} = 0 mA Outputs Disabled | Mil/Ind | | | | 280 | | 250 | İ |
| I_{SB1} | Standby Current | \overline{CE}_L and $\overline{CE}_R \ge V_{IH}$, $f = f_{MAX}^{[8]}$ | Com'l | | 90 | | 75 | | 70 | mA |
| | (Both Ports TTL Levels) | $I = I_{MAX}^{[o]}$ | Mil/Ind | | | | 80 | | 75 | İ |
| I _{SB2} | Standby Current | \overline{CE}_L or $\overline{CE}_R \ge V_{IH}$, $f = f_{MAX}^{[8]}$ | Com'l | | 160 | | 140 | | 130 | mA |
| | (One Port TTL Level) | $t = t_{MAX}^{[o]}$ | Mil/Ind | i – | | | 180 | | 160 | 1 |
| I_{SB3} | Standby Current (Both Ports CMOS Levels) | Both Ports \overline{CE} and $\overline{CE}_R \ge V_{CC} - 0.2V$, | Com'l | | 25 | | 25 | | 25 | mA |
| | | $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$, $f = 0^{[8]}$ | Mil/Ind | | | | 30 | | 30 | |
| I_{SB4} | Standby Current (One Port CMOS Level) | One Port $\overline{CE_L}$ or $\overline{CE_R} \ge V_{CC} - 0.2V$, | Com'l | | 140 | | 120 | | 110 | mA |
| | | $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$, Active Port Outputs, $f = f_{MAX}^{[8]}$ | Mil/Ind | | | | 150 | | 130 | |


Capacitance[9]


| Parameter | Description | Test Conditions | Max. | Unit |
|------------------|--------------------|--|------|------|
| C_{IN} | Input Capacitance | $T_A = 25^{\circ} C, f = 1 \text{ MHz},$ | 10 | pF |
| C _{OUT} | Output Capacitance | $V_{CC} = 5.0V$ | 15 | pF |


- Pulse width < 20 ns.
- TA is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.
- $f_{MAX}=1/t_{RC}=$ All inputs cycling at $f=1/t_{RC}$ (except output enable). f=0 means no address or control lines change. This applies only to inputs at CMOS level standby I_{SB3} .
- Tested initially and after any design or process changes that may affect these parameters.



AC Test Loads and Waveforms









(a) Normal Load (Load 1)

(b) Thévenin Equivalent (Load 1)
B144-5

(c) Three-State Delay (Load 3)
B144-6





Switching Characteristics Over the Operating Range[10,11]

| | | | 4-15 5-15 | 7B144-25 7B145-25 | | 7B144-35 7B145-35 | | |
|----------------------------------|-------------------------------------|------|--------------|----------------------|------|----------------------|------|------|
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| READ CYCLE | | | | | | | | |
| t_{RC} | Read Cycle Time | 15 | | 25 | | 35 | | ns |
| t _{AA} | Address to Data Valid | | 15 | | 25 | | 35 | ns |
| t _{OHA} | Output Hold From Address Change | 3 | | 3 | | 3 | | ns |
| tACE | CE LOW to Data Valid | | 15 | | 25 | | 35 | ns |
| t _{DOE} | OE LOW to Data Valid | | 10 | | 15 | | 20 | ns |
| t _{I.ZOE} [12, 13] | OE Low to Low Z | 3 | | 3 | | 3 | | ns |
| t _{HZOE} [12, 13] | OE HIGH to High Z | | 10 | | 15 | | 20 | ns |
| t _{I.ZCE} [12, 13] | CE LOW to Low Z | 3 | | 3 | | 3 | | ns |
| t _{HZCE} [12, 13] | CE HIGH to High Z | | 10 | | 15 | | 20 | ns |
| tpU | CE LOW to Power-Up | 0 | | 0 | | 0 | | ns |
| t _{PD} | CE HIGH to Power-Down | | 15 | | 25 | | 35 | ns |
| WRITE CYCLE | | | | | | | | |
| t _{WC} | Write Cycle Time | 15 | | 25 | | 35 | | ns |
| t _{SCE} | CE LOW to Write End | 12 | | 20 | | 30 | | ns |
| t_{AW} | Address Set-Up to Write End | 12 | | 20 | | 30 | | ns |
| tHA | Address Hold From Write End | 2 | | 2 | | 2 | | ns |
| t _{SA} | Address Set-Up to Write Start | 0 | | 0 | | 0 | | ns |
| t _{PWE} | Write Pulse Width | 12 | | 20 | | 25 | | ns |
| t _{SD} | Data Set-Up to Write End | 10 | | 15 | | 15 | | ns |
| t _{HD} | Data Hold From Write End | 0 | | 0 | | 0 | | ns |
| t _{HZWE} [13] | R/W LOW to High Z | | 10 | | 15 | | 20 | ns |
| t _{LZWE} [13] | R/W HIGH to Low Z | 3 | | 3 | | 3 | | ns |
| t _{WDD} ^[14] | Write Pulse to Data Delay | 30 | -"- | | 50 | | 60 | ns |
| t _{DDD} [14] | Write Data Valid to Read Data Valid | 25 | | | 30 | | 35 | ns |

CY7B145



Switching Characteristics Over the Operating Range [10,11] (continued)


| | , | | 4-15 5-15 | 7B144-25 7B145-25 | | 7B144-35 7B145-35 | | |
|-------------------|-----------------------------------|------|--------------|----------------------|-------------|----------------------|-------------|------|
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| BUSY TIMING | [15] | | | • | | | | |
| t _{BLA} | BUSY LOW from Address Match | | 15 | | 20 | | 20 | ns |
| t _{BHA} | BUSY HIGH from Address Mismatch | | 15 | | 20 | | 20 | ns |
| t _{BLC} | BUSY LOW from CE LOW | | 15 | | 20 | | 20 | ns |
| ^t BHC | BUSY HIGH from CE HIGH | | 15 | | 20 | | 20 | ns |
| tPS | Port Set-Up for Priority | | 5 | | 5 | | 5 | ns |
| t _{WB} | WE LOW after BUSY LOW | | 0 | | 0 | | 0 | ns |
| t _{WH} | WE HIGH after BUSY HIGH | | 13 | - | 20 | _ | 30 | ns |
| t _{BDD} | BUSY HIGH to Data Valid | | 15 | | 25 | | 35 | ns |
| INTERRUPT TI | MING ^[15] | | | · | • | · | | |
| t _{INS} | INT Set Time | | 15 | | 25 | | 25 | ns |
| t _{INR} | INT Reset Time | | 15 | | 25 | | 25 | ns |
| SEMAPHORE T | TIMING | • | | • | | | | |
| t _{SOP} | SEM Flag Update Pulse (OE or SEM) | 10 | | 10 | | 15 | | ns |
| t _{SWRD} | SEM Flag Write to Read Time | 5 | | 5 | | 5 | İ | ns |
| t _{SPS} | SEM Flag Contention Window | 5 | | 5 | | 5 | | ns |

Notes:


- 10. See the last page of this specification for Group A subgroup testing information.
- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OI}/I_{OH} and 30-pF load capacitance.
- At any given temperature and voltage condition for any given device, t_{HZCE} is less than t_{LZCE} and t_{HZOE} is less than t_{LZOE}.
- 13. Test conditions used are Load 3.
- 14. For information on part-to-part delay through RAM cells from writing port to reading port, refer to Read Timing with Port-to-Port Delay waveform.
- 15. Test conditions used are Load 2.

Switching Waveforms


Read Cycle No. 1 (Either Port-Address Access)[16, 17]



Read Cycle No. 2 (Either Port—CE/OE Access)[16, 18, 19]




Read Timing with Port-to-Port Delay $(M/\overline{S} = L)^{[20, 21]}$




- Notes: 16. R/W is HIGH for read cycle.
- 17. Device is continuously selected $\overline{CE}=LOW$ and $\overline{OE}=LOW$. This waveform cannot be used for semaphore reads.
- 18. Address valid prior to or coincident with CE transition LOW.
- 19. $\overrightarrow{CE}_L = L$, $\overrightarrow{SEM} = H$ when accessing RAM. $\overrightarrow{CE} = H$, $\overrightarrow{SEM} = L$ when accessing semaphores.
- 20. $\overline{BUSY} = HIGH$ for the writing port.
- 21. $\overline{CE}_L = \overline{CE}_R = LOW$.



Write Cycle No. 1: OE Three-State Data I/Os (Either Port)[22, 23,24]



Write Cycle No. 2: R/W Three-State Data I/Os (Either Port)[22, 24, 25,]




- Notes:

 22. The internal write time of the memory is defined by the overlap of CE or SEM LOW and RW LOW. Both signals must be LOW to initiate the control of or SEM LOW and R/W LOW, Both signals must be LOW to intuate a write, and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.


 23. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of tpwe or (thzwe + tsp) to allow the I/O
- drivers to turn off and data to be placed on the bus for the required t_{SD} . If \overrightarrow{OE} is HIGH during a R/W controlled write cycle (as in this example), this requirement does not apply and the write pulse can be as short as the specified tpwE.
- R/W must be HIGH during all address transitions.
- 25. Data I/O pins enter high impedance when \overline{OE} is held LOW during write.



Semaphore Read After Write Timing, Either Side^[26]




Semaphore Contention[27, 28, 29]




- Notes: 26. \overline{CE} = HIGH for the duration of the above timing (both write and read
- 27. $I/O_{0R} = I/O_{0L} = LOW$ (request semaphore); $\overline{CE}_R = \overline{CE}_L = HIGH$
- 28. Semaphores are reset (available to both ports) at cycle start.
- 29. If t_{SPS} is violated, the semaphore will definitely be obtained by one side or the other, but there is no guarantee which side will control the semaphore.



Read with BUSY (M/S=HIGH)[21]




Write Timing with Busy Input $(M/\overline{S}=LOW)$






Busy Timing Diagram No. 1 (CE Arbitration)[30]

CET Valid First:




CER Valid First:



Busy Timing Diagram No. 2 (Address Arbitration)^[30]

Left Address Valid First:





- Note:


 30. If tps is violated, the busy signal will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted 31. tHA depends on which enable pin (CE_L or R/W_L) is deasserted first.
- 32. $\underline{t_{INS}}$ or t_{INR} depends on which enable pin $(\overline{CE}_L$ or $R/\overline{W}_L)$ is asserted




Interrupt Timing Diagrams











Architecture

The CY7B144/5 consists of a an array of 8K words of 8/9 bits each of dual-port RAM cells, I/O and address lines, and control signals (CE, OE, R/W). These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes/reads to the same location, a BUSY pin is provided on each port. Two interrupt (INT) pins can be utilized for port-to-port communication. Two semaphore (SEM) control pins are used for allocating shared resources. With the M/S pin, the CY7B144/5 can function as a Master (BUSY pins are outputs) or as a slave (BUSY pins are inputs). The CY7B144/5 has an automatic power-down feature controlled by CE. Each port is provided with its own output enable control (OE), which allows data to be read from the device.

Functional Description

Write Operation

Data must be set up for a duration of tSD before the rising edge of R/W in order to guarantee a valid write. A write operation is controlled by either the \overline{OE} pin (see Write Cycle No.1 waveform) or the R/W pin (see Write Cycle No. 2 waveform). Data can be written to the device t_{HZOE} after the \overline{OE} is deasserted or t_{HZWE} after the falling edge of R/W. Required inputs for non-contention operations are summarized in Table 1.

If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must be met before the data is read on the output; otherwise the data read is not deterministic. Data will be valid on the portwishing to read the location topo after the data is presented on the other port.

Read Operation

When reading the device, the user must assert both the \overline{OE} and \overline{CE} pins. Data will be available tACE after \overline{CE} or tDOE after \overline{OE} are asserted. If the user of the CY7B144/5 wishes to access a semaphore flag, then the \overline{SEM} pin must be asserted instead of the \overline{CE} pin.

The interrupt flag (INT) permits communications between ports. When the left port writes to location 1FFF, the right port's interrupt flag (INT_R) is set. This flag is cleared when the right port reads that same location. Setting the left port's interrupt flag (INTL) is accomplished when the right port writes to location 1FFE. This flag is cleared when the left port reads location 1FFE. The message at 1FFF or 1FFE is user-defined. See Table 2 for input requirements for \overline{INT} . \overline{INT}_R and \overline{INT}_L are push-pull outputs and do not require pull-up resistors to operate.

Busy

The CY7B144/5 provides on-chip arbitration to alleviate simultaneous memory location access (contention). If both ports' CEs are asserted and an address match occurs within tps of each other the Busy logic will determine which port has access. If tps is violated, one port will definitely gain permission to the location, but it is not guaranteed which one. \overline{BUSY} will be asserted t_{BLA} after an address match or t_{BLC} after \overline{CE} is taken LOW. \overline{BUSY}_L and \overline{BUSY}_R in master mode are push-pull outputs and do not require pull-up resistors to operate.

Master/Slave

An M/S pin is provided in order to expand the word width by configuring the device as either a master or a slave. The BUSY output of the master is connected to the BUSY input of the slave. This will allow the device to interface to a master device with no external components. Writing of slave devices must be delayed until after the BUSY input has settled. Otherwise, the slave chip may begin a write cycle during a contention situation. When presented a HIGH input, the M/S pin allows the device to be used as a master and therefore the BUSY line is an output. BUSY can then be used to send the arbitration outcome to a slave.

Semaphore Operation

The CY7B144/5 provides eight semaphore latches which are separate from the dual-port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a 0 to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, SEM or OE must be deasserted for tsop before attempting to read the semaphore. The semaphore value will be available t_{SWRD} + t_{DOE} after the rising edge of the semaphore write. If the left port was successful (reads a 0), it assumes control over the shared resource, otherwise (reads a 1) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a 1), the left side will succeed in gaining control of the semaphore. If the left side no longer requires the semaphore, a 1 is written to cancel its

Semaphores are accessed by asserting SEM LOW. The SEM pin functions as a chip enable for the semaphore latches (CE must remain HIGH during $\overline{\text{SEM}}$ LOW). A_{0-2} represents the semaphore address. OE and R/W are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only I/O₀ is used. If a 0 is written to the left port of an unused semaphore, a I will appear at the same semaphore address on the right port. That semaphore can now only be modified by the side showing 0 (the left port in this case). If the left port now relinquishes control by writing a 1 to the semaphore, the semaphore will be set to 1 for both sides. However, if the right port had requested the semaphore (written a 0) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. Table 3 shows sample semaphore operations.

When reading a semaphore, all eight data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within tsps of each other, the semaphore will definitely be obtained by one side or the other, but there is no guarantee which side will control the semaphore.

Table 1. Non-Contending Read/Write

| | Inp | outs | | Outputs | |
|----|-----|------|-----|-------------------|---------------------------|
| CE | R/W | ŌE | SEM | I/O ₀₇ | Operation |
| Н | X | X | Н | High Z | Power-Down |
| Н | Н | L | L | Data Out | Read Data in Semaphore |
| Х | X | Н | Х | High Z | I/O Lines Disabled |
| H | 丁 | X | L | Data In | Write to Semaphore |
| L | Н | L | Н | Data Out | Read |
| L | L | X | Н | Data In | Write |
| L | Х | X | L | | Illegal Condition |



CY7B144 CY7B145

Table 2. Interrupt Operation Example (assumes $\overline{BUSY}_L = \overline{BUSY}_R = HIGH$)


| 4 | | Left Port | | | | Right Port | | | | | |
|-----------------|-----|-----------|----|-------------------|-----|------------|----|----|-------------------|-----|--|
| Function | R/W | CE | ÖE | A ₀₋₁₂ | INT | R/W | CE | ŌĒ | A ₀₋₁₂ | INT | |
| Set Left INT | X | Х | Х | X | L | L | L | Х | 1FFE | Х | |
| Reset Left INT | X | L | L | 1FFE | H | X | L | L | X | X | |
| Set Right INT | L | L | Х | 1FFF | X | Х | Х | X | Х | L | |
| Reset Right INT | X | X | Х | X | X | X | L | Ĺ | 1FFF | H | |


Table 3. Semaphore Operation Example


| Function | I/O ₀ Left | I/O ₀ Right | Status | | | | | | | |
|-------------------------------------|--------------------------|---------------------------|---|--|--|--|--|--|--|--|
| No action | 1 | 1 | Semaphore free | | | | | | | |
| Left port writes semaphore | 0 | 1 | Left port obtains semaphore | | | | | | | |
| Right port writes 0 to semaphore | 0 | 1 | Right side is denied access | | | | | | | |
| Left port writes 1 to semaphore | 1 | 0 | Right port is granted access to semaphore | | | | | | | |
| Left port writes 0 to semaphore | 1 | 0 | No change. Left port is denied access | | | | | | | |
| Right port writes 1 to semaphore | 0 | 1 | Left port obtains semaphore | | | | | | | |
| Left port writes 1 to semaphore | 1 | 1 | No port accessing semaphore address | | | | | | | |
| Right port writes 0 to semaphore | 1 | 0 | Right port obtains semaphore | | | | | | | |
| Right port writes 1 to semaphore | 1 | 1 | No port accessing semaphore | | | | | | | |
| Left port writes 0 to semaphore | 0 | 1 | Left port obtains semaphore | | | | | | | |
| Left port writes 1 to semaphore | 1 | 1 | No port accessing semaphore | | | | | | | |





Typical DC and AC Characteristics























CY7B144 CY7B145



Ordering Information

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
|---------------|---------------|-----------------|-------------------------------------|--------------------|
| 15 | CY7B144-15GC | G68 | 68-Pin Grid Array (Cavity Down) | Commercial |
| | CY7B144-15JC | J81 | 68-Lead Plastic Leaded Chip Carrier | 1 |
| 25 | CY7B144-25GC | G68 | 68-Pin Grid Array (Cavity Down) | Commercial |
| | CY7B144-25JC | J81 | 68-Lead Plastic Leaded Chip Carrier | 1 |
| | CY7B144-25JI | J81 | 68-Lead Plastic Leaded Chip Carrier | Industrial |
| | CY7B144-25LMB | L81 | 68-Square Leadless Chip Carrier | Military |
| 35 | CY7B144-35GC | G68 | 68-Pin Grid Array (Cavity Down) | Commercial |
| | CY7B144-35JC | J81 | 68-Lead Plastic Leaded Chip Carrier | 1 |
| | CY7B144-35JI | J81 | 68-Lead Plastic Leaded Chip Carrier | Industrial |
| | CY7B144-35LMB | L81 | 68-Square Leadless Chip Carrier | Military |

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
|---------------|---------------|-----------------|-------------------------------------|--------------------|
| 15 | CY7B145-15GC | G68 | 68-Pin Grid Array (Cavity Down) | Commercial |
| | CY7B145-15JC | J81 | 68-Lead Plastic Leaded Chip Carrier | 1 |
| 25 | CY7B145-25GC | G68 | 68-Pin Grid Array (Cavity Down) | Commercial |
| | CY7B145-25JC | J81 | 68-Lead Plastic Leaded Chip Carrier | 1 |
| | CY7B145-25JI | J81 | 68-Lead Plastic Leaded Chip Carrier | Industrial |
| | CY7B145-25LMB | L81 | 68-Square Leadless Chip Carrier | Military |
| 35 | CY7B145-35GC | G68 | 68-Pin Grid Array (Cavity Down) | Commercial |
| | CY7B145-35JC | J81 | 68-Lead Plastic Leaded Chip Carrier | 1 |
| | CY7B145-35JI | J81 | 68-Lead Plastic Leaded Chip Carrier | Industrial |
| | CY7B145-35LMB | L81 | 68-Square Leadless Chip Carrier | Military |



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
|------------------------|-----------|
| V _{OH} | 1, 2, 3 |
| V _{OI} , | 1, 2, 3 |
| V _{IH} | 1, 2, 3 |
| V _{II} , Max. | 1, 2, 3 |
| I _{IX} | 1, 2, 3 |
| I_{OZ} | 1, 2, 3 |
| I _{OS} | 1, 2, 3 |
| I_{CC} | 1, 2, 3 |
| I_{SB1} | 1, 2, 3 |
| I _{SB2} | 1, 2, 3 |
| I_{SB3} | 1, 2, 3 |
| I_{SB4} | 1, 2, 3 |

Switching Characteristics

| Parameters | Subgroups | | | |
|-----------------------|-----------------|--|--|--|
| READ CYCLE | | | | |
| t _{RC} | 7, 8, 9, 10, 11 | | | |
| t _{AA} | 7, 8, 9, 10, 11 | | | |
| t _{OHA} | 7, 8, 9, 10, 11 | | | |
| t _{ACE} | 7, 8, 9, 10, 11 | | | |
| t _{DOE} | 7, 8, 9, 10, 11 | | | |
| WRITE CYCLE | WRITE CYCLE | | | |
| t _{WC} | 7, 8, 9, 10, 11 | | | |
| t _{SCE} | 7, 8, 9, 10, 11 | | | |
| t _{AW} | 7, 8, 9, 10, 11 | | | |
| t _{HA} | 7, 8, 9, 10, 11 | | | |
| t _{SA} | 7, 8, 9, 10, 11 | | | |
| t _{PWE} | 7, 8, 9, 10, 11 | | | |
| t _{SD} | 7, 8, 9, 10, 11 | | | |
| t _{HD} | 7, 8, 9, 10, 11 | | | |
| BUSY/INTERRUPT TIMING | | | | |
| t _{BLA} | 7, 8, 9, 10, 11 | | | |
| t _{BHA} | 7, 8, 9, 10, 11 | | | |
| t _{BLC} | 7, 8, 9, 10, 11 | | | |
| t _{BHC} | 7, 8, 9, 10, 11 | | | |
| t _{PS} | 7, 8, 9, 10, 11 | | | |
| t _{INS} | 7, 8, 9, 10, 11 | | | |
| t _{INR} | 7, 8, 9, 10, 11 | | | |
| BUSY TIMING | | | | |
| t _{WB} | 7, 8, 9, 10, 11 | | | |
| t _{WH} | 7, 8, 9, 10, 11 | | | |
| $t_{ m BDD}$ | 7, 8, 9, 10, 11 | | | |
| t _{DDD} | 7, 8, 9, 10, 11 | | | |
| t _{WDD} | 7, 8, 9, 10, 11 | | | |

Document #: 38-00163-E