

32M-Bit (2Mx16 /1Mx32) CMOS MASK ROM

FEATURES

- Switchable organization
2,097,152 x 16(word mode)
1,048,576 x 32(double word mode)
- Fast access time
Random Access : 100ns(Max.)
Page Access : 30ns(Max.)
- 4 double words/ 8 words page access
- Supply voltage : single +3.3V
- Current consumption
Operating : 60mA(Max.)
Standby : 30μA(Max.)
- Fully static operation
- All inputs and outputs TTL compatible
- Three state outputs
- Package
- K3P6V2000B-SC : 70-SSOP-500

GENERAL DESCRIPTION

The K3P6V2000B-SC is a fully static mask programmable ROM fabricated using silicon gate CMOS process technology, and is organized either as 2,097,152x16 bit(word mode) or as 1,048,576x32 bit(double word mode) depending on WORD voltage level.(See mode selection table)

This device includes page read mode function, page read mode allows 4 double words(or 8 words) of data to read fast in the same page, CE and A2 ~ A19 should not be changed.


This device operates with a 3.3V power supply, and all inputs and outputs are TTL compatible.

Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.

It is suitable for use in program memory of microprocessor, and data memory, character generator.

The K3P6V2000B-SC is packaged in a 70-SSOP.

FUNCTIONAL BLOCK DIAGRAM



Pin Name	Pin Function
A0 - A1	Page Address Inputs
A2 - A19	Address Inputs
Q0 - Q30	Data Outputs
Q31 /A-1	Output 31(Double word mode)/ LSB Address(Word mode)
WORD	Double word/Word mode selection
CE	Chip Enable
OE	Output Enable
Vcc	Power (3.3V)
Vss	Ground
N.C	No Connection

PIN CONFIGURATION

SSOP	
A0	1
A1	2
A2	3
A3	4
A4	5
A5	6
Vcc	7
Q0	8
Q16	9
Q1	10
Q17	11
Vss	12
Vcc	13
Q2	14
Q18	15
Q3	16
Q19	17
Q4	18
Q20	19
Q5	20
Q21	21
Vss	22
Vcc	23
Q6	24
Q22	25
Q7	26
Q23	27
Vss	28
A6	29
A7	30
A8	31
A9	32
A10	33
A11	34
A12	35
	70 N.C
	69 N.C
	68 N.C
	67 WORD
	66 OE
	65 CE
	64 Vss
	63 Q31/A-1
	62 Q15
	61 Q30
	60 Q14
	59 Vss
	58 Vcc
	57 Q29
	56 Q13
	55 Q28
	54 Q12
	53 Q27
	52 Q11
	51 Q26
	50 Q10
	49 Vss
	48 Vcc
	47 Q25
	46 Q9
	45 Q24
	44 Q8
	43 Vcc
	42 A19
	41 A18
	40 A17
	39 A16
	38 A15
	37 A14
	36 A13

K3P6V2000B-SC



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	VIN	-0.3 to +4.5	V
Temperature Under Bias	TBIAS	-10 to +85	°C
Storage Temperature	TSTG	-55 to +150	°C

NOTE : Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS(Voltage reference to Vss, TA=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	Vcc	3.0	3.3	3.6	V
Supply Voltage	Vss	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit
Operating Current	Icc	Cycle=5MHz, all outputs open CE=OE=VIL, VIN=0.45V to 2.4V (AC Test Condition)	-	60	mA
Standby Current(TTL)	Isb1	CE=VIH, all outputs open		500	µA
Standby Current(CMOS)	Isb2	CE=Vcc, all outputs open		30	µA
Input Leakage Current	ILI	VIN=0 to Vcc	-	10	µA
Output Leakage Current	ILO	VOUT=0 to Vcc	-	10	µA
Input High Voltage, All Inputs	VIH		2.0	Vcc+0.3	V
Input Low Voltage, All Inputs	VIL		-0.3	0.6	V
Output High Voltage Level	VOH	IOH=-400µA	2.4	-	V
Output Low Voltage Level	VOI	IOL=2.1mA	-	0.4	V

NOTE : Minimum DC Voltage(VIL) is -0.3V an input pins. During transitions, this level may undershoot to -2.0V for periods <20ns.
Maximum DC voltage on input pins(VIH) is Vcc+0.3V which, during transitions, may overshoot to Vcc+2.0V for periods <20ns.

MODE SELECTION

CE	OE	WORD	Q31/A-1	Mode	Data	Power
H	X	X	X	Standby	High-Z	Standby
L	H	X	X	Operating	High-Z	Active
L	L	H	Output	Operating	Q0~Q31:Dout	Active
		L	Input	Operating	Q0~Q15 : Dout Q16~Q30 : Hi-Z	Active

CAPACITANCE(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	COUT	VOUT=0V	-	12	pF
Input Capacitance	CIN	VIN=0V	-	12	pF

NOTE : Capacitance is periodically sampled and not 100% tested.



AC CHARACTERISTICS(TA=0°C to 70°C, Vcc=3.3V±0.3V, unless otherwise noted.)**TEST CONDITIONS**

Item	Value
Input Pulse Levels	0.45V to 2.4V
Input Rise and Fall Times	10ns
Input and Output timing Levels	1.5V
Output Loads	1 TTL Gate and CL=100pF

READ CYCLE

Item	Symbol	K3P6V2000B-SC10		K3P6V2000B-SC12		K3P6V2000B-SC15		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	tRC	100		120		150		ns
Chip Enable Access Time	tACE		100		120		150	ns
Address Access Time	tAA		100		120		150	ns
Page Address Access Time	tPA		30		50		70	ns
Output Enable Access Time	tOE		30		50		70	ns
Output or Chip Disable to Output High-Z	tDF		20		20		30	ns
Output Hold from Address Change	tOH	0		0		0		ns

NOTE : Page Address is determined as below.

Double word mode(WORD=V_{IH}) ; A₀, A₁


Word mode(WORD=V_{IL}) ; A -1, A₀, A₁




ELECTRONICS

TIMING DIAGRAM

READ



PAGE READ



NOTES :

*1. Word Mode only. A-1 is Least Significant Bit Address. (WORD = V_{IL})

*2. Double Word Mode only. (WORD = V_{IH})

*3. tDF is defined as the time at which the outputs achieve the open circuit condition and is not referenced to V_{OH} or V_{OL} level.