



General Description

The MAX16955 is a current-mode, synchronous PWM step-down controller designed to operate with input voltages from 3.5V to 36V while using only 50µA of quiescent current at no load. The switching frequency is adjustable from 220kHz to 1MHz by an external resistor and can be synchronized to an external clock up to 1.1MHz. The MAX16955 output voltage is pin programmable to be either 5V fixed, or adjustable from 1V to 13V. The wide input voltage range, along with its ability to operate in dropout during undervoltage transients. makes it ideal for automotive and industrial applications.

The MAX16955 operates in fixed-frequency PWM mode and low guiescent current skip mode. It features an enable logic input, which is compatible up to 42V to disable the device and reduce its shutdown current to 10µA. Protection features include overcurrent limit, overvoltage, undervoltage, and thermal shutdown with automatic recovery. The device also features a powergood monitor to ease power-supply sequencing.

The MAX16955 is available in a thermally enhanced 16pin TSSOP package with exposed pad and is specified for operation over the -40°C to +125°C automotive temperature range.

Applications

Automotive

Industrial

Military

Point of Load

Ordering Information


PART	TEMP RANGE	PIN-PACKAGE	
MAX16955AUE/V+	-40°C to +125°C	16 TSSOP-EP*	

N denotes an automotive qualified part.

Features

- ♦ Wide 3.5V to 36V Input Voltage Range
- ♦ 42V Input Transient Tolerance
- ♦ High Duty Cycle During Undervoltage Transients
- ♦ 220kHz to 1MHz Adjustable Switching Frequency
- **♦ Current-Mode Control Architecture**
- ♦ Adjustable (1V to 13V) Output Voltage with ±2% Accuracy
- **♦ Three Operating Modes** 50µA Ultra-Low Quiescent Current Skip Mode Forced Fixed-Frequency Mode **External Frequency Synchronization**
- **♦ Lowest BOM Count. Current-Mode Control** Architecture
- **♦ Power-Good Output**
- ♦ Enable Input Compatible from 3.3V Logic Level to
- Current-Limit, Thermal Shutdown, and Overvoltage Protection
- ♦ -40°C to +125°C Automotive Temperature Range
- Automotive Qualified

Typical Operating Circuit



⁺Denotes a lead(Pb)-free/RoHS-compliant package.

^{*}EP = Exposed pad.

ABSOLUTE MAXIMUM RATINGS

SUP and EN to SGND	0.3V to +42V
LX to PGND	1V to +42V
BST to LX	0.3V to +6V
BIAS, FB, PGOOD, FSYNC to SGND.	0.3V to +6V
DH to LX	0.3V to +6V
DL to PGND	0.3V to (V _{BIAS} + 0.3V)
FOSC to SGND	0.3V to (VBIAS + 0.3V)
CS and OUT to SGND	0.3V to +12.7V

PGND to SGND	0.3V to +0.3V
Continuous Power Dissipation ($T_A = +70$ °C)	
TSSOP (derate 26.1mW/°C above +70°C)	2088.8mW*
Operating Temperature Range	40°C to +125°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PACKAGE THERMAL CHARACTERISTICS (Note 1)

TSSOP

Junction-to-Ambient Thermal Resistance (θ_{JA}).......38.3°C/W Junction-to-Case Thermal Resistance (θ_{JC})......3°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

ELECTRICAL CHARACTERISTICS

 $(V_{SUP}=V_{EN}=14V,\,C_{IN}=10\mu\text{F},\,C_{OUT}=94\mu\text{F},\,C_{BIAS}=2.2\mu\text{F},\,C_{BST}=0.1\mu\text{F},\,R_{FOSC}=76.8k\Omega,\,T_{A}=T_{J}=-40^{\circ}\text{C}\,\,\text{to}\,\,+125^{\circ}\text{C},\,\text{unless otherwise noted}.\,Typical values are at T_{A}=+25^{\circ}\text{C}.)\,(Note 2)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SUP Input Voltage Range	V _{SUP}	(Note 3)	3.5		36	V
SUP Operating Supply Current	I _{SUP}	Fixed 5V output, fixed-frequency, PWM mode, VFB = VBIAS, no external FETs connected		1		mA
Skip Mode Supply Current	ISKIP	No load, fixed 5V output		50	90	μΑ
SUP Shutdown Supply Current	ISHDN,SUP	$V_{EN} = 0V$		10	20	μΑ
PLAS Voltago	Volvo	$V_{SUP} = 3.5V$, $I_{BIAS} = 45mA$		3.0		V
BIAS Voltage	VBIAS	6V < V _{SUP} < 36V	4.7	5.0	5.3	\ \ \
BIAS Undervoltage Lockout	Vuvbias	V _{BIAS} rising		3.1	3.4	V
BIAS Undervoltage Lockout Hysteresis		V _{BIAS} falling		200		mV
BIAS Minimum Load	IBIAS(MIN)	V _{SUP} - V _{BIAS} > 200mV		45		mA
OUTPUT VOLTAGE (OUT)						
Output Voltage Adjustable Range			1.0		13	V
OUT Pulldown Resistance	R _{PULL_D}	V _{EN} = 0V or fault condition active		30		Ω
Output Voltage (5V Fixed Mode)	Vout	V _{SUP} = 6V to 36V, V _{FB} = V _{BIAS} , fixed- frequency mode (Note 4)	4.925	5.0	5.075	V
FB Feedback Voltage (Adjustable Mode)	V _{FB}	V _{SUP} = 6V to 36V, 0V < (V _{CS} - V _{OUT}) < 80mV, fixed-frequency mode	0.99	1.0	1.01	V
FB Current	I _{FB}	V _{FB} = 1.0V		0.02		μΑ

^{*}As per JEDEC51 standard (multilayer board).

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{SUP} = V_{EN} = 14V, C_{IN} = 10\mu\text{F}, C_{OUT} = 94\mu\text{F}, C_{BIAS} = 2.2\mu\text{F}, C_{BST} = 0.1\mu\text{F}, R_{FOSC} = 76.8k\Omega, T_{A} = T_{J} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $T_{A} = +25^{\circ}\text{C}$.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
FB Line Regulation		V _{EN} = V _{SUP} , 6V < V _{SUP} < 36V (Note 4)		0.02		%N
Transconductance (from FB to COMP)	gm,EA			1200		μS
Error-Amplifier Output Impedance	R _{OUT,EA}			30		ΜΩ
Operating Frequency	f _{SW}	$R_{FOSC} = 76.8$ kΩ $R_{FOSC} = 30.1$ kΩ	360	400 1000	440	kHz
Minimum On-Time	ton(MIN)			80		ns
Maximum FSYNC Frequency	fFSYNC(MAX)			1100		kHz
Minimum FSYNC Frequency	fFSYNC(MIN)	fFSYNC > 110% of internal frequency (20% duty cycle), f _{SW} = 220kHz		242		kHz
FSYNC Switching Threshold High	VFSYNC,HI		1.4			V
FSYNC Switching Threshold Low	VFSYNC,LO				0.4	V
FSYNC Internal Pulldown Resistance				1		ΜΩ
CURRENT LIMIT	'					
CS Input Current	Ics	V _{CS} = V _{OUT} = 0V or V _{BIAS} (Note 4)	-1		+1	μΑ
Output Input Current	lour	During normal operation		22		μA
Output input Guirent	IOUT	V _{FB} = V _{BIAS}	32		μΑ	
CS Current-Limit Voltage Threshold	V _{LIMIT}	VCS - VOUT, VBIAS = 5V, VOUT ≥ 2.5V	68	80	92	mV
FAULT DETECTION						
Output Overvoltage Trip Threshold	V _{FB,OV}	V _{OUT} = V _{FB} , rising edge	108	113	118	%V _{FB}
Output Overvoltage Trip Hysteresis				2.5		%
Output Overvoltage Fault	tovr	Rising edge		25		0
Propagation Delay	tovp	Falling edge		25		μs
Output Undervoltage Trip Threshold	V _{FB,UV}	V _{OUT} = V _{FB} ; with respect to slewed FB threshold, falling edge	83	88	93	%V _{FB}
Output Undervoltage Trip Hysteresis				2.5		%
Output Undervoltage		Falling edge		25		
Propagation Delay		Rising edge (excluding startup)		25		μs
PGOOD Output Low Voltage	V _P GOOD,L	I _{SINK} = 3mA			0.4	V
PGOOD Leakage Current	IPGOOD			1		μΑ
Thermal Shutdown Threshold	TSHDN	(Note 5)		+175		°C
Thermal Shutdown Hysteresis		(Note 5)		15		°C

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{SUP} = V_{EN} = 14V, C_{IN} = 10\mu\text{F}, C_{OUT} = 94\mu\text{F}, C_{BIAS} = 2.2\mu\text{F}, C_{BST} = 0.1\mu\text{F}, R_{FOSC} = 76.8k\Omega, T_{A} = T_{J} = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ unless otherwise noted.}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
GATE DRIVE	•		<u>.</u>			1
DH Gate-Driver On-Resistance	Davi	(V _{BST} - V _{LX}) forced to 5V		10		Ω
Dh Gale-Driver Or-Resistance	R _{DH}	(V _{BST} - V _{LX}) forced to 0V		2] 12
DL Gate-Driver On-Resistance	R _{DL}	DL = high state		3.5		
DE Gale-Differ Off-nesistance	nDL	DL = low state		2		Ω
DH/DL Dead Time (Note 4)	toevo	DL rising (Note 5)		60		nc
DH/DE Dead Time (Note 4)	tDEAD	DH rising (Note 5)		60		ns
BST Input Current	I _{BST}	$V_{LX} = 0V$, $V_{BST} = 5V$, $V_{DH} - V_{LX} = V_{DL} - V_{PGND} = 0V$		1		μА
BST On-Resistance		(Note 5)		5	15	Ω
ENABLE INPUT						
EN Input Threshold Low	V _{EN,LO}				1.2	V
EN Input Threshold High	V _{EN,HI}		2.2			V
EN Threshold Voltage Hysteresis				0.2		V
EN Input Current	I _{EN}			0.5		μΑ
SOFT-START			•			
Soft-Start Ramp Time	tss			5		ms

Note 2: Devices tested at $T_A = +25$ °C. Limits over temperature are guaranteed by design.

Note 3: For 3.5V operation, the n-channel MOSFET's threshold voltage should be compatible to (lower than) this input voltage.


Note 4: Device not in dropout condition.

Note 5: Guaranteed by design; not production tested.


Typical Operating Characteristics

 $(V_{SUP} = V_{EN} = 14V, C_{IN} = 10\mu F, C_{OUT} = 94\mu F, C_{BIAS} = 2.2\mu F, C_{BST} = 0.1\mu F, R_{FOSC} = 66.5k\Omega$, $f_{OSC} = 468kHz$, $V_{FB} = V_{BIAS}$, $V_{OUT} = 5V, T_{A} = +25^{\circ}C$, unless otherwise noted.)







V_{OUT} = 5V STARTUP RESPONSE (SKIP MODE)




SUPPLY CURRENT vs. SUPPLY VOLTAGE




SUPPLY CURRENT vs. SUPPLY VOLTAGE




EFFICIENCY vs. LOAD CURRENT



EFFICIENCY vs. LOAD CURRENT





SWITCHING FREQUENCY vs. RFOSC





Typical Operating Characteristics (continued)


 $(V_{SUP} = V_{EN} = 14V, C_{IN} = 10\mu F, C_{OUT} = 94\mu F, C_{BIAS} = 2.2\mu F, C_{BST} = 0.1\mu F, R_{FOSC} = 66.5k\Omega, f_{OSC} = 468kHz, V_{FB} = V_{BIAS}, V_{OUT} = 5V, T_{A} = +25^{\circ}C, unless otherwise noted.)$
























Typical Operating Characteristics (continued)


 $(V_{SUP} = V_{EN} = 14V, C_{IN} = 10\mu F, C_{OUT} = 94\mu F, C_{BIAS} = 2.2\mu F, C_{BST} = 0.1\mu F, R_{FOSC} = 66.5k\Omega$, $f_{OSC} = 468kHz$, $V_{FB} = V_{BIAS}$, $V_{OUT} = 5V, T_{A} = +25^{\circ}C$, unless otherwise noted.)
























Typical Operating Characteristics (continued)


 $(V_{SUP} = V_{EN} = 14V, C_{IN} = 10\mu F, C_{OUT} = 94\mu F, C_{BIAS} = 2.2\mu F, C_{BST} = 0.1\mu F, R_{FOSC} = 66.5k\Omega, f_{OSC} = 468kHz, V_{FB} = V_{BIAS}, V_{OUT} = 5V, T_{A} = +25^{\circ}C, unless otherwise noted.)$


















Pin Configuration




Pin Description

PIN	NAME	FUNCTION
1	SUP	Input Supply Voltage. SUP is the input voltage to the internal linear regulator. Bypass SUP to PGND with a 1µF minimum value ceramic capacitor. Connect BIAS and SUP to a 5V rail, if available.
2	EN	Active-High Enable Input. EN is compatible with 5V and 3.3V logic levels. Drive EN logic-high to enable the output or drive EN logic-low to put the controller in low-power shutdown mode. Connect EN to SUP for always-on operation. Do not leave EN unconnected.
3	FOSC	Oscillator-Timing Resistor Input. Connect a resistor from FOSC to SGND to set the oscillator frequency from 220kHz to 1MHz. See the Setting the Switching Frequency section.
4	FSYNC	Synchronization and Mode Selection Input. Connect FSYNC to BIAS to select fixed-frequency PWM mode and disable skip mode. Connect FSYNC to SGND to select skip mode. Connect FSYNC to an external clock for synchronization. FSYNC is internally pulled down to ground with a $1M\Omega$ resistor.
5	SGND	Signal Ground. Connect SGND directly to the local ground plane. Connect SGND to PGND at a single point, typically near the output capacitor return terminal.
6	COMP	Error Amplifier Output. Connect COMP to the compensation feedback network. See the <i>Compensation Design</i> section.
7 FB conn		Feedback Regulation Point. Connect FB to BIAS for a fixed 5V output voltage. In adjustable mode, connect to the center tap of a resistive divider from the output (V _{OUT}) to SGND to set the output voltage. The FB voltage regulates to 1V (typ).
8	CS	Positive Current-Sense Input. Connect CS to the positive terminal of the current-sense element. Figure 4 shows two different current-sensing options: 1) accurate sense with a sense resistor or 2) lossless inductor DCR sensing.
9	OUT	Output Sense and Negative Current-Sense Input. When using the internal preset 5V feedback divider (FB = BIAS), the controller uses OUT to sense the output voltage. Connect OUT to the negative terminal of the current-sense element.

____Pin Description (continued)

PIN	NAME	FUNCTION
10	PGOOD	Open-Drain Power-Good Output. A logic-high voltage on PGOOD indicates that the output voltage is in regulation. PGOOD is pulled low when the output voltage is out of regulation. Connect a $10k\Omega$ pullup resistor from PGOOD to the digital interface voltage.
11	PGND	Power Ground. Connect the input and output filter capacitors' negative terminals to PGND. Connect PGND externally to SGND at a single point, typically at the output capacitor return terminal.
12	DL	Low-Side Gate-Driver Output. DL swings from V _{BIAS} to PGND. To avoid any interference with the internal break-before-make circuitry, do not connect any resistor between DL and the gate of the MOSFET.
13	BIAS	Internal 5V Linear Regulator Output. BIAS provides power for bias and gate drive. Connect a 1µF to 10µF ceramic capacitor from BIAS to PGND. Connect BIAS and SUP to a 5V rail, if available.
14	LX	External Inductor Connection. Connect LX to the switched side of the inductor. LX serves as the lower supply rail for the DH high-side gate driver.
15	DH	High-Side Gate-Driver Output. DH swings from LX to BST. To avoid any interference with the internal break-before-make circuitry, do not connect any resistor between DH and the gate of the MOSFET.
16	BST	Boost Flying Capacitor Connection. Connect a ceramic capacitor between BST and LX. See the <i>Boost-Flying Capacitor Selection</i> section for details.
_	EP	Exposed Pad. Internally connected to ground. Connect EP to a large contiguous copper plane at SGND potential to improve thermal dissipation. Do not use as the main ground connection.

Functional Diagram



Detailed Description

The MAX16955 is a current-mode, synchronous PWM buck controller designed to drive logic-level MOSFETs. The device tolerates a wide 3.5V to 42V input voltage range and generates an adjustable 1V to 13V or fixed 5V output voltage. This device can operate in dropout mode, making it ideal for automotive and industrial applications with undervoltage transients.

The internal switching frequency is adjustable from 220kHz to 1MHz with an external resistor and can be synchronized to an external clock. The high switching frequency reduces output ripple and allows the use of small external components. The device operates in both fixed-frequency PWM mode and a low quiescent current skip mode. While working in skip mode, the operating current is as low as 50µA.

The device features an enable logic input to disable the device and reduce its shutdown current to $10\mu A$. Protection features include cycle-by-cycle current limit, overvoltage detection, and thermal shutdown. The device also features integrated soft-start and a power-good monitor to help with power sequencing.

Supply Voltage Range (SUP)

The supply voltage range (V_{SUP}) of the MAX16955 is compatible to the typical automotive battery voltage range from 3.5V to 36V and can tolerate up to 42V transients.

If an external 5V rail is available, use this rail to power the MAX16955 to increase efficiency by bypassing the internal LDO. Connect both BIAS and SUP to this rail, while connecting the half-bridge rectifier to the battery.

Slow Ramp-Up of the Input Voltage

If the input voltage (VSUP) ramps up slowly, the device operates in dropout mode until VSUP is greater than the regulated output voltage. The dropout mode is detected by monitoring high-side FET on for eight clock cycles. Once dropout mode is detected, the controller issues a forced low-side pulse at the rising edge of switching clock to refresh BST capacitor. This maintains the proper BST voltage to turn on the high-side MOSFET when the device is in dropout mode.

System Enable (EN) and Soft-Start

An enable control input (EN) activates the MAX16955 from its low-power shutdown mode. EN is compatible with inputs from automotive battery level down to 3.5V. The high-voltage compatibility allows EN to be connected to SUP, KEY/KL30, or the inhibit pin (INH) of a CAN transceiver.

A logic-high at EN turns on the internal regulator. Once $V_{B|AS}$ is above the internal lockout level, $V_{UVL} = 3.1V$

(max), the controller starts up with a 5ms fixed soft-start time. Once regulation is reached, PGOOD goes high impedance.

A logic-low at EN shuts down the device. During shut-down, the internal linear regulator and gate drivers turn off. Shutdown is the lowest power state and reduces the quiescent current to 10µA (typ).

To protect the low-side MOSFET during shutdown, the step-down regulator cannot be enabled until the output voltage drops below 1.25V. An internal 30Ω pulldown switch helps discharge the output. If the EN pin is toggled low then high, the switching regulator shuts down and remains off until the output voltage decays to 1.25V. At this point, the MAX16955 turns on using the soft-start sequence.

Fixed 5V Linear Regulator (BIAS)

The MAX16955 has an internal 5V linear regulator to provide its own 5V bias from a high-voltage input supply at SUP. This bias supply powers the gate drivers for the external n-channel MOSFETs and provides the power required for the analog controller, reference, and logic blocks. The bias rail needs to be stabilized by a 1µF or greater capacitance at BIAS, and can provide up to 50mA (typ) total current.

The linear regulator has an overcurrent threshold of approximately 100mA. In case of an overcurrent event, the current is limited to 100mA and the BIAS voltage starts to droop. As soon as VBIAS drops to 2.9V (typ), the LDO shuts down and the power MOSFETs are turned off.

Oscillator Frequency and External Synchronization

The MAX16955 provides an internal oscillator adjustable from 220kHz to 1MHz. To set the switching frequency, connect a resistor from FOSC to SGND. See the *Setting the Switching Frequency* section.

The MAX16955 can also be synchronized to an external clock by connecting the external clock signal to FSYNC. For proper frequency synchronization, FSYNC's input frequency must be at least 10% higher than the programmed internal oscillator frequency. A rising clock edge on FSYNC is interpreted as a synchronization input. If the FSYNC signal is lost, the internal oscillator takes control of the switching rate, returning to the switching frequency set by the resistor connected to FOSC. This maintains output regulation even with intermittent FSYNC signals. The maximum synchronizable frequency is 1.1MHz.

When FSYNC is connected to SGND, the device operates in skip mode. When FSYNC is connected to BIAS

or driven by an external clock, the MAX16955 operates in skip mode during soft-start and transitions to fixed-frequency PWM mode after soft-start is over.

Error Detection and Fault Behavior

Several error-detection mechanisms prevent damage to the MAX16955 and the application circuit:

- Overcurrent protection
- Output overvoltage protection
- Undervoltage lockout at BIAS
- Power-good detection of the output voltage
- Overtemperature protection of the IC

Overcurrent Protection

The MAX16955 provides cycle-by-cycle current limiting as long as the FB voltage is greater than 0.7V (i.e., 70% of the regulated output voltage). If the output voltage drops below 70% of the regulation point due to overcurrent event, 16 consecutive current-limit events initiate restart. If the overcurrent is still present during restart, the MAX16955 shuts down and initiates restart. This automatic restart continues until the overcurrent condition disappears at any restart attempt, the device enters the normal soft-start routine.

If the output is shorted through a long wire, output voltage can fall significantly below ground before reaching the overcurrent limit. Under this condition, the MAX16955 stops switching and initiates restart as soon as output drops to 20% of its regulation point.

Output Overvoltage Protection

The MAX16955 features an internal output overvoltage protection. If V_{OUT} increases by 13% (typ) of the intended regulation voltage, the high-side MOSFET turns off and the low-side MOSFET turns on. The low-side MOSFET stays on until V_{OUT} goes back into regulation. Once V_{OUT} is in regulation, the normal switching cycles continue.

Undervoltage Lockout (UVLO)

The BIAS input undervoltage lockout (UVLO) circuitry inhibits switching if the 5V bias supply (BIAS) is below its UVLO threshold, 3.1V (typ). If the BIAS voltage drops below the UVLO threshold, the controller stops switching and turns off both high-side and low-side gate drivers until the BIAS voltage recovers.

Power-Good Detection (PGOOD)

The MAX16955 includes a power-good comparator with added hysteresis to monitor the step-down controller's output voltage and detect the power-good

threshold. The PGOOD output is open drain and should be pulled up with an external resistor to the supply voltage of the logic input it drives. This voltage should not exceed 6V. A 10k $\!\Omega$ pullup resistor works well in most applications. PGOOD can sink up to 4mA of current while low.

PGOOD asserts low during the following conditions:

- Standby mode
- Undervoltage with V_{OUT} below 90% (typ) its set value
- Overvoltage with V_{OUT} above 111% (typ) its set value

The power-good levels are measured at FB if a feed-back divider is used. If the MAX16955 is used in 5V mode with FB connected to BIAS, OUT is used as a feedback path for voltage regulation and power-good determination.

Overtemperature Protection

Thermal-overload protection limits total power dissipation in the MAX16955. When the junction temperature exceeds +175°C (typ), an internal thermal sensor shuts down the step-down controller, allowing the IC to cool. The thermal sensor turns on the IC again after the junction temperature cools by 15°C and the output voltage has dropped below 1.25V (typ).

A continuous overtemperature condition can cause on-/off-cycling of the device.

Fixed-Frequency, Current-Mode PWM Controller

The MAX16955's step-down controller uses a PWM. current-mode control scheme. An internal transconductance amplifier establishes an integrated error voltage. The heart of the PWM controller is an open-loop comparator that compares the integrated voltage-feedback signal against the amplified current-sense signal plus the slope compensation ramp, which are summed into the main PWM comparator to preserve inner-loop stability and eliminate inductor stair casing. At each falling edge of the internal clock, the high-side MOSFET turns on until the PWM comparator trips, the maximum duty cycle is reached, or the peak current limit is reached. During this on-time, current ramps up through the inductor, storing energy in its magnetic field and sourcing current to the output. The current-mode feedback system regulates the peak inductor current as a function of the output-voltage error signal. The circuit acts as a switch-mode transconductance amplifier and eliminates the influence of the output LC filter double pole.

During the second half of the cycle, the high-side MOSFET turns off and the low-side MOSFET turns on. The inductor releases the stored energy as the current ramps down, providing current to the output. The output capacitor stores charge when the inductor current exceeds the required load current and discharges when the inductor current is lower, smoothing the voltage across the load. Under soft-overload conditions, when the peak inductor current exceeds the selected current limit, the high-side MOSFET is turned off immediately. The low-side MOSFET is turned on and remains on to let the inductor current ramp down until the next clock cycle.

Forced Fixed-Frequency PWM Mode

The low-noise forced fixed-frequency PWM mode (FSYNC connected to BIAS or an external clock) disables the zero-crossing comparator, which controls the low-side switch on-time. This forces the low-side gate-driver waveform to constantly be the complement of the high-side gate-drive waveform. The inductor current reverses at light loads while DH maintains a duty factor of Vout/Vsup.

The benefit of forced fixed-frequency PWM mode is to keep the switching frequency fairly constant. However, forced fixed-frequency PWM operation comes at a cost: the no-load 5V supply current can be up to 45mA, depending on the external MOSFETs and switching frequency. Forced fixed-frequency PWM mode is most useful for avoiding audio frequency noises and improving load-transient response.

Light-Load Low-Quiescent Operating (Skip) Mode

The MAX16955 includes a light-load operating mode control input (FSYNC = SGND) used to enable or disable the zero-crossing comparator. When the zero-crossing comparator is enabled, the regulator forces DL low when the current-sense inputs detect zero inductor current. This keeps the inductor from discharging the output capacitor and forces the regulator to skip pulses under light-load conditions to avoid overcharging the output.

The lowest operating currents can be achieved in skip mode. When the MAX16955 operates in skip mode with no external load current, the overall current consumption can be as low as 50µA. A disadvantage of skip mode is that the operating frequency is not fixed.

Skip-Mode Current-Sense Threshold

When skip mode is enabled, the on-time of the stepdown controller terminates when the output voltage exceeds the feedback threshold and when the currentsense voltage exceeds the idle-mode current-sense threshold (VCS,IDLE). See Figure 1. Under light-load conditions, the on-time duration depends solely on the skip-mode current-sense threshold, which is 25mV (typ). This forces the controller to source a minimum amount of power with each cycle. To avoid overcharging the output, another on-time cannot begin until the output voltage drops below the feedback threshold. Because the zero-crossing comparator prevents the switching regulator from sinking current, the controller must skip pulses. Therefore, the controller regulates the valley of the output ripple under light-load conditions.

Automatic Pulse-Skipping Crossover

In skip mode, an inherent automatic switchover to pulse frequency modulation (PFM) takes place at light loads. This switchover is affected by a comparator that truncates the low-side switch on-time at the inductor current's zero crossing. The zero-crossing comparator senses the inductor current across CS to OUT. Once (VCS - VOUT) drops below the 6mV zero-crossing, current-sense threshold, the comparator forces DL low. This mechanism causes the threshold between pulse-skipping PFM and nonskipping PWM operation to coincide with the boundary between continuous and discontinuous inductor-current operation (also known as the critical conduction point). The load-current level at which PFM/PWM crossover occurs, ILOAD(SKIP), is given by:

$$I_{LOAD(SKIP)}[A] = \frac{(V_{SUP} - V_{OUT})V_{OUT}}{2 \times V_{SUP} \times f_{SW}[MHz] \times L[\mu H]}$$

The switching waveforms can appear noisy and asynchronous when light-loading causes pulse-skipping operation. This is a normal operating condition that results in high light-load efficiency. Trade-offs in PFM noise vs. light-load efficiency is made by varying the inductor value. Generally, low inductor values produce a broader efficiency versus load current, while higher values result in higher full-load efficiency (assuming that the coil resistance remains constant) and less output-voltage ripple. Drawbacks of using higher inductor values include larger physical size and degraded load-transient response (especially at low input-voltage levels).

MOSFET Gate Drivers (DH and DL)

The DH and DL drivers are optimized for driving logic-level n-channel power MOSFETs. The DH high-side n-channel MOSFET driver is powered by charge pumping at BST, while the DL synchronous rectifier drivers are powered directly by the 5V linear regulator (BIAS).

4 _______/N/XI/M




Figure 1. Pulse-Skipping/Discontinuous Crossover Point

An adaptive dead-time circuit monitors the DH and DL outputs and prevents the opposite-side MOSFET from turning on until the other MOSFET is fully off. Thus, the circuit allows the high-side driver to turn on only when the DL gate driver has been turned off. Similarly, it prevents the low-side (DL) from turning on until the DH gate driver has been turned off.

The adaptive driver dead-time allows operation without shoot-through with a wide range of MOSFETs, minimizing delays and maintaining efficiency. There must be a low-resistance, low-inductance path from the DL and DH drivers to the MOSFET gates for the adaptive dead-time circuits to work properly. Otherwise, because of the stray impedance in the gate discharge path, the sense circuitry could interpret the MOSFET gates as off while the VGS of the MOSFET is still high. To minimize stray impedance, use very short, wide traces (50 mils to 100 mils wide if the MOSFET is 1 in from the controller).

Synchronous rectification reduces conduction losses in the rectifier by replacing the normal low-side Schottky catch diode with a low-resistance MOSFET switch. The internal pulldown transistor that drives DL low is robust, with a 1.6 Ω (typ) on-resistance. This low on-resistance helps prevent DL from being pulled up during the fast rise time of the LX node, due to capacitive coupling from the drain to the gate of the low-side synchronous rectifier MOSFET. Applications with high input voltages and long-inductive driver traces can require additional gate-to-source capacitance. This

ensures that fast-rising LX edges do not pull up the low-side MOSFET's gate, causing shoot-through currents. The capacitive coupling between LX and DL created by the MOSFET's gate-to-drain capacitance ($C_{GD} = C_{RSS}$), gate-to-source capacitance ($C_{GS} = C_{ISS} - C_{GD}$), and additional board parasitic should not exceed the following minimum threshold:

$$V_{GS(TH)} > V_{SUP} \left(\frac{C_{RSS}}{C_{ISS}} \right)$$

High-Side Gate-Drive Supply (BST)

The high-side MOSFET is turned on by closing an internal switch between BST and DH. This provides the necessary gate-to-source voltage to turn on the high-side MOSFET, an action that boosts the gate-drive signal above V_{SUP}. The boost capacitor connected between BST and LX holds up the voltage across the floating gate driver during the high-side MOSFET on-time.

The charge lost by the boost capacitor for delivering the gate charge is refreshed when the high-side MOSFET is turned off and the LX node swings down to ground. When the LX node is low, an internal high-voltage switch connected between BIAS and BST recharges the boost capacitor to the BIAS voltage. See the *Boost-Flying Capacitor Selection* section to choose the right size of the boost capacitor.

Dropout Behavior During Undervoltage Transition

The controller generates a low-side pulse every four clock cycles to refresh the BST capacitor during low-dropout operation. This guarantees that the MAX16955 operates in dropout mode during undervoltage transients like cold crank.

Current Limiting and Current-Sense Inputs (CS and OUT)

The current-limit circuit uses differential current-sense inputs (CS and OUT) to limit the peak inductor current. If the magnitude of the current-sense signal exceeds the current-limit threshold, the PWM controller turns off the high-side MOSFET. The actual maximum load current is less than the peak current-limit threshold by an amount equal to half the inductor ripple current. Therefore, the maximum load capability is a function of the current-sense resistance, inductor value, switching frequency, and duty cycle (VOUT/VSUP). See the Current Sensing section.

Design Procedure

Effective Input Voltage Range

Although the MAX16955 controller can operate from input supplies up to 42V and regulate down to 1V, the minimum voltage conversion ratio (VOUT/VSUP) might be limited by the minimum controllable on-time. For proper fixed-frequency PWM operation, the voltage conversion ratio should obey the following condition:

$$\frac{V_{OUT}}{V_{SUP}} > t_{ON(MIN)} \times f_{SW}$$

where ton(MIN) is 80ns and fsw is the switching frequency in Hz. If the desired voltage conversion does not meet the above condition, then pulse skipping occurs to decrease the effective duty cycle. To avoid this, decrease the switching frequency or lower the input voltage (VSUP).

Setting the Output Voltage

Connect FB to BIAS to enable the fixed step-down controller output voltage (5V), set by a preset, internal resistive voltage-divider connected between the output (OUT) and SGND.

To achieve other output voltages between 1V to 13V, connect a resistive divider from OUT to FB to SGND (Figure 2). Select RFB2 (FB to SGND resistor) less than or equal to $100k\Omega$. Calculate RFB1 (OUT to FB resistor) with the following equation:

$$R_{FB1} = R_{FB2} \left[\left(\frac{V_{OUT}}{V_{FB}} \right) - 1 \right]$$

where $V_{FB} = 1V$ (typ) (see the *Electrical Characteristics* table) and V_{OUT} can range from 1V to 13V.

Setting the Switching Frequency

The switching frequency, fsw, is set by a resistor (RFOSC) connected from FOSC to SGND. See Figure 3 to select the correct RFOSC value for the desired switching frequency.

For example, a 400kHz switching frequency is set with RFOSC = $76.8k\Omega$. Higher frequencies allow designs with lower inductor values and less output capacitance. Consequently, peak currents and I²R losses are lower at higher switching frequencies, but core losses, gatecharge currents, and switching losses increase.

Inductor Selection

Three key inductor parameters must be specified for operation with the MAX16955: inductance value (L), inductor saturation current (ISAT), and DC resistance (RDCR). To select inductance value, the ratio of inductor




Figure 2. Adjustable Output Voltage




Figure 3. Switching Frequency vs. RFOSC

peak-to-peak AC current to DC average current (LIR) must be selected first. A good compromise between size and loss is a 30% peak-to-peak ripple current to average-current ratio (LIR = 0.3). The switching frequency, input voltage, output voltage, and selected LIR then determine the inductor value as follows:

$$L = \frac{V_{OUT} (V_{SUP(MIN)} - V_{OUT})}{V_{SUP(MIN)} \times f_{SW} \times I_{OUT(MAX)} \times LIR}$$

where $V_{SUP(MIN)}$ is the minimum supply voltage, V_{OUT} is the typical output voltage, and $I_{OUT(MAX)}$ is the maximum

load current. The switching frequency is set by RFOSC (see the *Setting the Switching Frequency* section).

The MAX16955 uses internal frequency independent slope compensation to ensure stable operation at duty cycles above 50%. The maximum slope compensation ramp voltage over a full clock period is 200mV. Use the equation below to select the inductor value:

$$\frac{V_{OUT}[V]}{L[\mu H] \times f_{SW}[MHz]} = 1 \pm 25\%$$

However, if it is necessary, higher inductor values can be selected.

The exact inductor value is not critical and can be adjusted to make trade-offs among size, cost, efficiency, and transient response requirements. Table 1 shows a comparison between small and large inductor sizes

Table 1. Inductor Size Comparison

INDUCTOR SIZE				
SMALLER	LARGER			
Lower price	Smaller ripple			
Smaller form factor	Higher efficiency			
Faster load response	Larger fixed-frequency range in skip mode			

The minimum practical inductor value is one that causes the circuit to operate at the edge of critical conduction (where the inductor current just touches zero with every cycle at maximum load). Inductor values lower than this grant no further size-reduction benefit. The optimum operating point is usually found between 25% and 45% ripple current. When pulse skipping (FSYNC low and light loads), the inductor value also determines the load-current value at which PFM/PWM switchover occurs.

For the selected inductance value, the actual peak-to-peak inductor ripple current ($\Delta I_{NDUCTOR}$) is defined by:

$$\Delta I_{|NDUCTOR} = \frac{V_{OUT} \left(V_{SUP} - V_{OUT}\right)}{V_{SUP} \times f_{SW} \times L}$$

where $\Delta I_{INDUCTOR}$ is in mA, L is in μH , and f_{SW} is in kHz.

The core must be large enough not to saturate at the peak inductor current (IPEAK):

$$I_{PEAK} = I_{LOAD(MAX)} + \frac{\Delta I_{INDUCTOR}}{2}$$

Transient Response

The inductor ripple current also impacts transient response performance, especially at low V_{SUP} - V_{OUT} differentials. Low inductor values allow the inductor current to slew faster, replenishing charge removed from the output filter capacitors by a sudden load step. The total output voltage sag is the sum of the voltage sag while the inductor is ramping up and the voltage sag before the next pulse can occur:

$$V_{SAG} = \frac{L\left(\Delta I_{LOAD(MAX)}\right)^{2}}{2C_{OUT}\left(\left(V_{SUP} \times D_{MAX}\right) - V_{OUT}\right)} + \frac{\Delta I_{LOAD(MAX)}\left(t - \Delta t\right)}{C_{OUT}}$$

where D_{MAX} is the maximum duty factor (see the *Electrical Characteristics* table), L is the inductor value in μ H, C_{OUT} is the output capacitor value in μ F, t is the switching period (1/f_{SW}) in μ s, and Δt equals (V_{OUT}/V_{SUP}) × t when in fixed-frequency PWM mode, or L × 0.2 × I_{MAX}/(V_{SUP} - V_{OUT}) when in skip mode. The amount of overshoot (V_{SOAR}) during a full-load to noload transient due to stored inductor energy can be calculated as:

$$V_{SOAR} \approx \frac{\left(\Delta I_{LOAD(MAX)}\right)^2 L}{2C_{OUT}V_{OUT}}$$

Current Sensing

For the most accurate current sensing, use a current-sense resistor (RSENSE) between the inductor and the output capacitor. Connect CS to the inductor side of RSENSE, and OUT to the capacitor side. Dimension RSENSE so its maximum current (IOC) induces a voltage of VLIMIT (72mV minimum) across RSENSE.

If a higher voltage drop across RSENSE must be tolerated, divide the voltage across the sense resistor with a voltage-divider between CS and OUT to reach V_{LIMIT} (72mV minimum).

The current-sense method (Figure 4) and magnitude determine the achievable current-limit accuracy and power loss. Typically, higher current-sense limits provide tighter accuracy, but also dissipate more power. For the best current-sense accuracy and overcurrent protection, use a $\pm 1\%$ tolerance current-sense resistor with low parasitic inductance between the inductor and output as shown in Figure 4a.

Alternatively, high-power applications that do not require highly accurate current-limit protection can reduce the overall power dissipation by connecting a series RC circuit across the inductor (Figure 4b) with an equivalent time constant:

$$R_{CSHL} = \left(\frac{R_2}{R1 + R2}\right) R_{DCR}$$

and:

$$R_{DCR} = \frac{L}{C_{FO}} \left(\frac{1}{R1} + \frac{1}{R2} \right)$$

where R_{CSHL} is the required current-sense resistor and R_{DCR} is the inductor's series DC resistance. Use the typical inductance and R_{DCR} values provided by the inductor manufacturer.

Carefully observe the PCB layout guidelines to ensure the noise and DC errors do not corrupt the differential current-sense signals seen by CS and OUT. Place the sense resistor close to the IC with short, direct traces, making a Kelvin-sense connection to the current-sense resistor.




Figure 4. Current-Sense Configurations

Input Capacitor

The input filter capacitor reduces peak currents drawn from the power source and reduces noise and voltage ripple on the input caused by the circuit's switching.

The input capacitor RMS current requirement (I_{RMS}) is defined by the following equation:

$$I_{RMS} = I_{LOAD(MAX)} \frac{\sqrt{V_{OUT} (V_{SUP} - V_{OUT})}}{V_{SUP}}$$

IRMS has a maximum value when the input voltage equals twice the output voltage ($V_{SUP} = 2V_{OUT}$), so $I_{RMS(MAX)} = I_{LOAD(MAX)}/2$.

Choose an input capacitor that exhibits less than +10°C self-heating temperature rise at the RMS input current for optimal long-term reliability.

The input-voltage ripple comprises ΔV_Q (caused by the capacitor discharge) and $\Delta V_{\rm ESR}$ (caused by the ESR of the capacitor). Use low-ESR ceramic capacitors with high-ripple-current capability at the input. Assume the contribution from the ESR and capacitor discharge is equal to 50%. Calculate the input capacitance and ESR required for a specified input voltage ripple using the following equations:

$$ESR_{IN} = \frac{\Delta V_{ESR}}{I_{OUT} + \frac{\Delta I_{L}}{2}}$$

where:

$$\Delta I_{L} = \frac{\left(V_{SUP} - V_{OUT}\right) \times V_{OUT}}{V_{SUP} \times f_{SW} \times L}$$

and:

$$C_{IN} = \frac{I_{OUT} \times D(1-D)}{\Delta V_{Q} \times f_{SW}}$$

where:

$$D = \frac{V_{OUT}}{V_{SUP}}$$

Output Capacitor

The output filter capacitor must have low enough ESR to meet output ripple and load-transient requirements, yet have high enough ESR to satisfy stability requirements. The output capacitance must be high enough to

absorb the inductor energy while transitioning from full-load to no-load conditions without tripping the overvoltage fault protection. When using high-capacitance, low-ESR capacitors, the filter capacitor's ESR dominates the output-voltage ripple. The size of the output capacitor depends on the maximum ESR required to meet the output-voltage ripple (VRIPPLE(P-P)) specifications:

$$V_{RIPPLE(P-P)} = ESR \times I_{LOAD(MAX)} \times LIR$$

In skip mode, the inductor current becomes discontinuous, with the peak current set by the skip-mode current-sense threshold (VSKIP = 32mV, typ). In skip mode, the no-load output ripple can be determined as follows:

$$V_{RIPPLE(P-P)} = \frac{V_{SKIP} \times ESR}{R_{SENSF}}$$

The actual capacitance value required relates to the physical size needed to achieve low ESR, as well as to the chemistry of the capacitor technology. Thus, the capacitor is usually selected by ESR and voltage rating rather than by capacitance value.

When using low-value filter capacitors, such as ceramic capacitors, size is usually determined by the capacity needed to prevent VSAG and VSOAR from causing problems during load transients. Generally, once enough capacitance is added to meet the overshoot requirement, undershoot at the rising load edge is no longer a problem (see the VSAG and VSOAR equations in the *Transient Response* section). However, low-value filter capacitors typically have high-ESR zeros that can affect the overall stability.

Compensation Design

The MAX16955 uses an internal transconductance error amplifier with its inverting input and its output available to the user for external frequency compensation. The output capacitor and compensation network determine the loop stability. The inductor and the output capacitor are chosen based on performance, size, and cost. Additionally, the compensation network optimizes the control-loop stability.

The controller uses a current-mode control scheme that regulates the output voltage by forcing the required current through the external inductor. The MAX16955 uses the voltage drop across the DC resistance of the inductor or the alternate series current-sense resistor to measure the inductor current. Current-mode control

eliminates the double pole in the feedback loop caused by the inductor and output capacitor, resulting in a smaller phase shift and requiring less elaborate error-amplifier compensation than voltage-mode control. A simple single-series resistor (R_C) and capacitor (C_C) are required to have a stable, high-bandwidth loop in applications where ceramic capacitors are used for output filtering (Figure 5). For other types of capacitors, due to the higher capacitance and ESR, the frequency of the zero created by the capacitance and ESR is lower than the desired closed-loop crossover frequency. To stabilize a nonceramic output capacitor loop, add another compensation capacitor (C_F) from COMP to SGND to cancel this ESR zero.

The basic regulator loop is modeled as a power modulator, output feedback divider, and an error amplifier. The power modulator has a DC gain set by $g_{mc} \times R_{LOAD}$, with a pole and zero pair set by R_{LOAD} , the output capacitor (C_{OUT}), and its ESR. The following equations determine the approximate value for the gain of the power modulator ($GAIN_{MOD(dc)}$), neglecting the effect of the ramp stabilization. Ramp stabilization is necessary when the duty cycle is above 50% and is internally and automatically done for the MAX16955:

$$GAIN_{MOD(dc)} \cong g_{mc} \times \frac{R_{LOAD} \times f_{SW} \times L}{R_{LOAD} + (f_{SW} \times L)}$$

where R_{LOAD} = V_{OUT}/I_{OUT}(MAX) in Ω , fsw is the switching frequency in MHz, L is the output inductance in μ H, and g_{mc} = 1/(Av_cs × R_{DC}) in S. Av_cs is the voltage gain of the current-sense amplifier and is typically 11V/V (see the *Electrical Characteristics* table). R_{DC} is the DC-resistance of the inductor or the current-sense resistor in Ω .

In a current-mode step-down converter, the output capacitor, its ESR, and the load resistance introduce a pole at the following frequency:

$$f_{\text{pMOD}} = \frac{1}{2\pi \times C_{\text{OUT}} \times \left(\frac{R_{\text{LOAD}} \times f_{\text{SW}} \times L}{R_{\text{LOAD}} + (f_{\text{SW}} \times L)} + \text{ESR}\right)}$$

The output capacitor and its ESR also introduce a zero at:

$$f_{ZMOD} = \frac{1}{2\pi \times ESR \times C_{OUT}}$$

When C_{OUT} is composed of n identical capacitors in parallel, the resulting $C_{OUT} = n \times C_{OUT(EACH)}$, and ESR = ESR_(EACH)/n. Note that the capacitor zero for a parallel combination of like capacitors is the same as for an individual capacitor.

The feedback voltage-divider has a gain of GAINFB = VFB/VOUT, where VFB is 1V (typ).

The transconductance error amplifier has a DC gain of GAINEA(dc) = $g_{m,EA} \times R_{OUT,EA}$, where $g_{m,EA}$ is the error amplifier transconductance, and $R_{OUT,EA}$ is the output resistance of the error amplifier. Use $g_{m,EA}$ of $2500\mu S$ (max) and $R_{OUT,EA}$ of $30M\Omega$ (typ) for compensation design with the highest phase margin.

A dominant pole (f_{dpEA}) is set by the compensation capacitor (C_C), the compensation resistor (R_C), and the amplifier output resistance ($R_{OUT,EA}$). A zero (f_{zEA}) is set by the compensation resistor (R_C) and the compensation capacitor (R_C). There is an optional pole (R_C) set by R_C and R_C to cancel the output capacitor ESR zero if it occurs near the crossover frequency (R_C), where the loop gain equals 1 (OdB)).

Thus:

$$\begin{split} f_{dpEA} = & \frac{1}{2\pi \times C_C \times \left(R_{OUT,EA} + R_C\right)} \\ f_{zEA} = & \frac{1}{2\pi \times C_C \times R_C} \\ f_{pEA} = & \frac{1}{2\pi \times C_E \times R_C} \end{split}$$

The loop-gain crossover frequency (fc) should be set below 1/5 the switching frequency and much higher than the power-modulator pole (fpMOD):

$$f_{\text{pMOD}} \ll f_{\text{C}} \le \frac{f_{\text{SW}}}{5}$$

The total loop gain as the product of the modulator gain, the feedback voltage-divider gain, and the error amplifier gain at fo should be equal to 1. So:

$$GAIN_{MOD(fC)} \times \frac{V_{FB}}{V_{OUT}} \times GAIN_{EA(fC)} = 1$$

For the case where f_{ZMOD} is greater than f_C :

$$\begin{aligned} &\text{GAIN}_{\text{EA}(\text{fC})} = g_{\text{m,EA}} \times R_{\text{C}} \\ &\text{GAIN}_{\text{MOD}(\text{fC})} = \text{GAIN}_{\text{MOD}(\text{dc})} \times \frac{f_{\text{pMOD}}}{f_{\text{C}}} \end{aligned}$$

Therefore:

$$GAIN_{MOD(fC)} \times \frac{V_{FB}}{V_{OLIT}} \times g_{m,EA} \times R_{C} = 1$$

Solving for Rc:

$$R_C = \frac{V_{OUT}}{g_{m,EA} \times V_{FB} \times GAIN_{MOD(fC)}}$$

Set the error-amplifier compensation zero formed by RC and CC (f_{ZEA}) at the f_{pMOD} . Calculate the value of CC as follows:

$$C_{C} = \frac{1}{2\pi \times f_{DMOD} \times R_{C}}$$

If f_{ZMOD} is less than 5 xf_C, add a second capacitor, C_F, from COMP to SGND and set the compensation pole formed by R_C and C_F (f_{pEA}) at the f_{ZMOD} . Calculate the value of C_F as follows:

$$C_{F} = \frac{1}{2\pi \times f_{zMOD} \times R_{C}}$$

As the load current decreases, the modulator pole also decreases; however, the modulator gain increases accordingly and the crossover frequency remains the same.

For the case where f_{zMOD} is less than fc:

The power-modulator gain at fc is:

$$GAIN_{MOD(fC)} = GAIN_{MOD(dc)} \times \frac{f_{DMOD}}{f_{ZMOD}}$$

The error-amplifier gain at f_C is:

$$GAIN_{EA(fC)} = g_{m,EA} \times R_C \times \frac{f_{zMOD}}{f_C}$$

Therefore:

$$\text{GAIN}_{\text{MOD}(\text{fC})} \times \frac{V_{\text{FB}}}{V_{\text{OUT}}} \times g_{\text{m,EA}} \times R_{\text{C}} \times \frac{f_{\text{zMOD}}}{f_{\text{C}}} = 1$$

Solving for Rc:

$$R_{C} = \frac{V_{OUT} \times f_{C}}{g_{m,EA} \times V_{FB} \times GAIN_{MOD(fC)} \times f_{zMOD}}$$

Set the error-amplifier compensation zero formed by R_C and C_C at the f_{pMOD} ($f_{zEA} = f_{pMOD}$):

$$C_{C} = \frac{1}{2\pi \times f_{2MOD} \times R_{C}}$$

If f_{ZMOD} is less than 5 × f_{C} , add a second capacitor C_{F} from COMP to SGND. Set $f_{DEA} = f_{ZMOD}$ and calculate C_{F} as follows:

$$C_F = \frac{1}{2\pi \times R_C \times f_{2MOD}}$$

MOSFET Selection

The MAX16955's controller drives two external logic-level n-channel MOSFETs as the circuit switch elements. The key selection parameters to choose these MOSFETs include:

- On-resistance (RDS(ON))
- Maximum drain-to-source voltage (V_{DS(MAX)})
- Minimum threshold voltage (VTH(MIN))
- Total gate charge (QG)
- Reverse-transfer capacitance (CRSS)
- Power dissipation




Figure 5. Compensation Network

Both n-channel MOSFETs must be logic-level types with guaranteed on-resistance specifications at VGS = 4.5V. Ensure that the conduction losses at minimum input voltage do not exceed MOSFET package thermal limits or violate the overall thermal budget. Also, ensure that the conduction losses, plus switching losses at the maximum input voltage, do not exceed package ratings or violate the overall thermal budget. The MAX16955's DL gate driver must drive the low-side MOSFET (NL). In particular, check that the dV/dt caused by the high-side MOSFET (NH) turning on does not pull up the NL gate through its drain-to-gate capacitance. This is the most frequent cause of cross-conduction problems.

Gate-charge losses are dissipated by the driver and do not heat the MOSFET. Therefore, if the drive current is taken from the internal LDO regulator, the power dissipation due to drive losses must be checked. Both MOSFETs must be selected so that their total gate charge is low enough; therefore, BIAS can power both drivers without overheating the IC:

 $\label{eq:pdr} \begin{aligned} &\text{PDRIVE} = (\text{V}_{\text{SUP}} - \text{V}_{\text{BIAS}}) \times \text{Q}_{\text{G}} \\ &\text{TOTAL} \text{ is the sum of the gate charges of both MOSFETs.} \end{aligned}$

Boost-Flying Capacitor Selection

The bootstrap capacitor stores the gate voltage for the internal switch. Its size is constrained by the switching frequency and the gate charge of the high-side MOSFET. Ideally the bootstrap capacitance should be at least nine times the gate capacitance:

$$C_{BST(TYP)} = 9 \times \frac{Q_G}{V_{BIAS}}$$

This results in a 10% voltage drop when the gate is driven. However, if this value becomes too large to be recharged during the minimum off-time, a smaller capacitor must be chosen.

During recharge, the internal bootstrap switch acts as a resistor, resulting in an RC circuit with the associated time constants. Two τs (time constants) are necessary to charge from 90% to 99%. The maximum allowable capacitance is, therefore:

$$C_{BST(MAX)} = \frac{t_{OFF(MIN)}}{2 \times R_{BST(MAX)}}$$

When in dropout, tOFF(MIN) is the minimum on-time of the low-side switch and is approximately half the clock period. When not in dropout, tOFF(MIN) = 1 - DMAX.

Should this value be lower than the ideal capacitance and assuming that the minimum bootstrap capacitor should be large enough to supply 2V (typ) effective gate voltage:

$$C_{BST(MIN)} = \frac{Q_G}{V_{BIAS(MIN)} - V_{TH(TYP)} - 2V}$$

Should the minimum value still be too large to be recharged sufficiently, a parallel bootstrap Schottky diode may be necessary.

Power Dissipation

The MAX16955's maximum power dissipation depends on the thermal resistance from the die to the ambient environment and the ambient temperature. The thermal resistance depends on the device package, PCB copper area, other thermal mass, and airflow.

The device's power dissipation depends on the internal linear regulator current consumption (P_{LIN}) and the dynamic gate current (P_{GATE}):

Linear power is the average bias current times the voltage drop from $V_{\mbox{\scriptsize SUP}}$ to $V_{\mbox{\scriptsize BIAS}}$:

where IBIAS,AV = ISUP(MAX) + fsw \times (QG_DH(MAX) + QG_DL(MAX)), ISUP(MAX) is 2mA, fsw is the switching frequency programmed at FOSC, and QG_ is the MOS-FET data sheet's total gate-charge specification limits at VGS = 5V.

Dynamic power is the average power during charging and discharging of both the external gates per period of oscillation:

$$P_{GATE} = 2 \times \frac{V_{BIAS}^2}{R_{HS/LS}} \times t_{G,RISE} \times f_{SW}$$

where:

$$2 \times \frac{V_{BIAS}^2}{R_{HS/LS}} \times t_{G,RISE} \approx 0.2 \times 10^{-6} \frac{W}{Hz}$$

is the frequency-dependent power, dissipated during one turn-on and turn-off cycle of each of the external n-channel MOSFETs. R_{HS/LS} is the on-resistance of the NH and NL.

To estimate the temperature rise of the die, use the following equation:

$$T_{,l} = T_A + (P_T \times \theta_{,lA})$$

where θ_{JA} is the junction-to-ambient thermal resistance of the package, P_T is power dissipated in the device, and T_A is the ambient temperature. The θ_{JA} is 38.3°C/W for the 16-pin TSSOP package on multilayer boards, with the conditions specified by the respective JEDEC standards (JESD51-5, JESD51-7). If actual operating conditions significantly deviate from those described in the JEDEC standards, then an accurate estimation of the junction temperature requires a direct measurement of the case temperature (T_C). Then, the junction temperature can be calculated using the following equation:

$$T_J = T_C + (P_T \times \theta_{JC})$$

Use 3°C/W as θ_{JC} thermal resistance for the 16-pin TSSOP package. The case-to-ambient thermal resistance (θ_{CA}) is dependent on how well the heat is transferred from the PCB to the ambient. Therefore, solder the exposed pad of the TSSOP package to a large copper area to spread heat through the board surface, minimizing the case-to-ambient thermal resistance. Use large copper areas to keep the PCB temperature low.

Applications Information

PCB Layout Guidelines

Make the controller ground connections as follows: create a small analog ground plane near the IC by using any of the PCB layers. Connect this plane to SGND and use this plane for the ground connection for the SUP bypass capacitor, compensation components, feedback dividers, and FOSC resistor.

If possible, place all power components on the top side of the board and run the power stage currents, especially large high-frequency components, using traces or copper fills on the top side only, without adding vias.

On the top side, lay out a large PGND copper area for the output, and connect the bottom terminals of the high-frequency input capacitors, output capacitors, and the source terminals of the low-side MOSFET to that area.

Then, make a star connection of the SGND plane to the top copper PGND area with few vias in the vicinity of the source terminal sensing. Do not connect PGND and SGND anywhere else. Refer to the MAX16955 evaluation kit data sheet for guidance.

Keep the power traces and load connections short, especially at the ground terminals. This practice is essential for high efficiency and jitter-free operation. Use thick copper PCBs (2oz. vs. 1oz.) to enhance efficiency.

Place the controller IC adjacent to the synchronous rectifier MOSFET (NL) and keep the connections for LX, PGND, DH, and DL short and wide. Use multiple small vias to route these signals from the top to the bottom side. The gate current traces must be short and wide, measuring 50 mils to 100 mils wide if the low-side MOSFET is 1in from the controller IC. Connect the PGND trace from the IC close to the source terminal of the low-side MOSFET.

Route high-speed switching nodes (BST, LX, DH, and DL) away from the sensitive analog areas (FOSC, COMP, and FB). Group all SGND-referred and feedback components close to the IC. Keep the FB and compensation network nets as small as possible to prevent noise pickup.




Figure 6. Typical Operating Circuit for $V_{OUT} = 5V$




Figure 7. Typical Operating Circuit for Adjustable Output Voltage, Vout = 1.2V/5A

Chip Information

PROCESS: BICMOS

_Package Information

For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
16 TSSOP-EP	U16E+3	<u>21-0108</u>	

Revision History

REVISION	REVISION	DESCRIPTION	PAGES
NUMBER	DATE		CHANGED
0	3/11	Initial release	_

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.