SONY


ACX306BKM

3.86cm (1.5-type) NTSC/PAL Color LCD Panel Module with LED Backlight

Description

The ACX306BKM is an LCD panel module with LED backlight developed exclusively for the ACX306BKM 3.86cm diagonal active matrix TFT-LCD panel addressed by low temperature polycrystalline silicon transistors with built-in peripheral driving circuitry.

This module provides full-color representation for NTSC and PAL systems. In addition, RGB dots are arranged in a delta pattern that provides smooth picture quality without fixed color patterns compared to vertical stripe and mosaic patterns.



Features

• Total module thickness: 3.9mm (typ.) ultra-thin, narrow frame type

• Center luminance Standard mode: 260cd/m² (backlight 210mW typ.)

High luminance mode: 330cd/m² (backlight 290mW typ.)

- White LED backlight eliminates the need for an inverter, achieves instant luminance rise, and maintains high luminance even at cold temperatures
- Backlight life (luminance half-life) guaranteed at 5000h for normal temperature operation and 1000h for high temperature operation
- Number of active dots: 118,000, 3.86cm (1.5-type) in diagonal
- Horizontal resolution: 240 TV lines
 Optical transmittance: 9.0% (typ.)
- High contrast ratio with normally white mode: 200 (typ.)
- Built-in H and V driving circuitry (built-in input level conversion circuit, 3V drive possible)
- Low voltage, low power consumption: 12V drive, 43mW (panel block, typ.)
- Smooth pictures with a RGB delta arrangement
- Supports NTSC/PAL
- Built-in picture quality improvement circuit
- Up/down and/or right/left inverse display function
- LR (low reflectance) surface treatment provides an easy-to-see display even outdoors
- Dirt-resistant surface treatment
- Narrow frame

Element Structure

- Active matrix TFT-LCD panel with built-in peripheral driving circuitry using low temperature polycrystalline silicon transistors
- Edge-light type backlight using high luminance white LEDs
- Number of pixels

Total number of dots: 494 (H) \times 242 (V) = 119,548 Number of active dots: 490 (H) \times 240 (V) = 117,600

Module dimensions

Package dimensions: 37.1 (W) \times 32.7 (D) \times 3.9 (H) (mm) Effective display dimensions: 31.115 (H) \times 22.86 (V) (mm)

Applications


Compact digital still cameras, compact video cameras, etc.

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Module Configuration

Panel Block Diagram

The panel block diagram is shown below.



Absolute Maximum Ratings (Vss = 0V)

 H driver supply voltage 	VDD, Cext/Rext	-1.0 to +17	V
 V driver boost supply voltage 	VDDG	$V_{DD} - 1.0 \text{ to } +18$	V
 V driver negative supply voltage 	VSSG	-3.0 to +1.0	V
 Common voltage of panel 	COM	-1.0 to +17	V
H driver input pin voltage	HST, HCK1, HCK2, RGT, WIDE	-1.0 to +17	V
 V driver input pin voltage 	VST, VCK, EN, DWN, REF	-1.0 to +15	V
 Video signal, uniformity improvement 	GREEN, RED, BLUE, PSIG	-1.0 to +13	V
signal input pin voltage			
 Operating temperature 	Topr	-10 to +60	°C
Storage temperature	Tstg	-30 to +80	°C
 LED backlight DC forward voltage 	Vfbl	18	V
 LED backlight DC forward current 	Ifbl	25	mΑ
 LED backlight reverse withstand voltage 	Vrbl	0	V

Operating Conditions of Panel Block

1. Input/output supply voltage conditions*1


(Vss = 0V)

Item	Symbol	Min.	Тур.	Max	Unit
Cumply valte as	Vdd	11.4	12.0	12.6	V
Supply voltage	Cext/Rext*2	VDD - 3.4	12.0	_	V
VDDG output voltage setting	VDDG	14.0	15.0	16.3	V
VSSG output voltage setting*3	VSSG	-2.3	-1.8	-1.5	V
Resistor connected to Cext/Rext pin*2	Rext	_	10	160	kΩ

^{*1} The VDD typical voltage setting is noted as 12.0V in the above table.

Cext/Rext constant setting conditions

Recommended voltage applied example IDD measurement circuit diagram



^{*2} Connect the resistor and capacitor to the Cext/Rext pin as shown in the figure below. The Cext/Rext value differs according to the rising time of the panel supply voltage.

^{*3} For the VDDG, VSSG output setting, connect an external smoothing capacitor and a voltage stabilizing Zener diode as shown in the figure below.

2. Panel input signal voltage conditions

(Vss = 0)	V)
-----------	----

Item		Symbol	Min	Тур.	Max.	Unit
1107 12 20 20 1 210 2	(Low)	VIL	-0.3	0.0	0.3	V
H/V driver input voltage	(High)	VIH	2.6	3.0	5.5	V
REF input voltage		VREF	VIH/2 - 0.3	VIH/2	VIH/2 + 0.3	V
Video signal center voltage*4		VVC	5.8	6.0	6.2	V
Video signal input range*4		Vsig	1.0	VVC ± 4.0	VDDG - 2.0	V
Uniformity improvement signal*4		Vpsig	VVC ± 2.3	VVC ± 2.5	VVC ± 2.7	V
Common voltage of panel (Ta = 25°C)		VCOM	VVC - 0.6	VVC - 0.5	VVC - 0.4	V

^{*4} Input video and uniformity improvement signals should be input with the voltage amplitude symmetrical to VVC as shown in Fig. 1.




Fig. 1

Operating Conditions of Backlight Block


1. Input supply voltage conditions

Standard mode: luminance 260cd/m² operation

Item	Symbol	Min.	Тур.	Max.	Unit
Backlight DC forward current	IfBL	_	15		mA
Backlight DC forward voltage	VfbI ₁₅	12.3	13.9	15.5	V
Backlight power consumption	Pbl ₁₅	185	209	233	mW

High luminance mode: luminance 330cd/m² operation

Item	Symbol	Min.	Тур.	Max.	Unit
Backlight DC forward current	IfBL	_	20	_	mA
Backlight DC forward voltage	Vfbl20	12.8	14.4	16.0	V
Backlight power consumption	Pbl ₂₀	256	288	320	mW



Backlight equivalent circuit

Pin Description of Panel Block

Pin No.	Symbol	Description	Pin No.	Symbol	Description
1	TESTL	Panel test output; no connection	13	HST	Start pulse input for H shift register drive
2	СОМ	Common voltage input of panel	14	REF	Level shifter circuit REF voltage input
3	VST	Start pulse input for V shift register drive	15	TEST	Panel test output; no connection
4	VCK	Clock input for V shift register drive	16	Cext/ Rext	Time constant power supply input for H shift register drive
5	EN	Gate selection pulse enable input	17	HCK2	Clock input for H shift register drive
6	DWN	V shift register drive direction signal input	18	HCK1	Clock input for H shift register drive
7	VDD	Power supply input for H and V driver	19	PSIG	Uniformity improvement signal input
8	Vss	H and V driver GND	20	GREEN	Video signal (G) input to panel
9	VDDG	Boost power supply setting for V driver	21	RED	Video signal (R) input to panel
10	VSSG	Negative power supply setting for V driver	22	BLUE	Video signal (B) input to panel
11	TEST2	No connection inside the panel. (with $1M\Omega$ terminating resistor)	23	RGT	H shift register drive direction signal input
12	WIDE	Uniformity improvement signal control pulse input	24	TESTR	Panel test output; no connection


Pin Description of Backlight Block

Pin No.	Symbol	Description
1	BL1	Power supply GND for backlight lighting
2	BL2	Power supply input for backlight lighting


Input Equivalent Circuits of Panel Block

To prevent static charges, protective diodes are provided for each pin except the power supplies. In addition, protective resistors are added to all pins except the video signal input pins. All pins are connected to Vss with a high resistance of $1M\Omega$ (typ.). The equivalent circuit of each input pin is shown below: (Resistor value: typ.)


(1) RED, GREEN, BLUE, PSIG




(2) HCK1, HCK2




(3) WIDE, REF



(4) HST




(5) RGT, REF




SONY ACX306BKM


(6) VST, VCK, EN, REF




(7) DWN, REF




(8) VDDG, VSSG




(9) COM




(10) Cext/Rext



(11) TEST/TEST2



(12) TESTL, TESTR




Clock Timing Conditions of Panel Block

 $(VIH = 3.0V, VDD = 12V, Ta = 25^{\circ}C)$

	Item	Symbol	Min.	Тур.	Max.	Unit	
	HST rise time	trHst	_	_	30		
HST	HST fall time	tfHst	_	_	30		
1001	HST data setup time	tdHst	300	333	363		
	HST data hold time	thHst	-30	0	30		
	HCKn*5 rise time	trHckn	_	_	30		
HCK	HCKn*5 fall time	tfHckn	_	_	30	ns	
	HCK1 fall to HCK2 rise time	to1Hck	-15	0	15		
	HCK1 rise to HCK2 fall time	to2Hck	-15	0	15		
	VST rise time	trVst		_	100		
VST	VST fall time	tfVst		_	100		
VS1	VST data setup time	tdVst	30	32	34		
	VST data hold time	thVst	-30	-32	-34	- µs	
VCK	VCK rise time	trVckn		_	100		
VCK	VCK fall time	tfVckn			100		
	EN rise time	trEn		_	100		
 EN	EN fall time	tfEn		_	100		
□N	EN fall to VCK rise/fall time	tdEn	500	600	700	ns	
	EN pulse width	twEn	2900	3000	3100		
	WIDE rise time	trWide		_	100		
WIDE	WIDE fall time	tfWide		_	100		
ANIDE	WIDE (H) rise to VCK rise/fall time	tdhWide	-0.4	-0.5	-0.6		
	WIDE (H) pulse width	twhWide	1.4	1.5	1.6	μs	

 $^{^{*5}}$ HCKn means HCK1 and HCK2. (fHCKn = 1.5MHz)

Horizontal Standard Timing



< Horizontal Shift Register Driving Waveforms>

	Item	Symbol	Waveform	Conditions	
	HST rise time	trHst	90% 90% HST 100/	• HCKn*5 duty cycle 50%	
	HST fall time	tfHst	10%/ trHst tfHst	to1Hck = 0ns to2Hck = 0ns	
HST	HST data setup time	tdHst	*6 HST_50%	• HCKn*5 duty cycle 50%	
	HST data hold time	thHst	HCK1 50% 50% tdHst thHst	to1Hck = 0ns to2Hck = 0ns	
	HCKn*5 rise time	trHckn	*5 90% 90% 10% 10%	• HCKn*5 duty cycle 50% to1Hck = 0ns	
	HCKn*5 fall time	tfHckn	trHckn tfHckn	to2Hck = 0ns tdHst = 333ns thHst = 0ns	
HCK	HCK1 fall to HCK2 rise time	to1Hck	*6 HCK1 50%	• tdHst = 333ns	
	HCK1 rise to HCK2 fall time	to2Hck	HCK2 50% 50% to2Hck to1Hck	thHst = 0ns	
	WIDE rise time	trWide	90% 90% WIDE		
*7	WIDE fall time	tfWide	trWide tfWide		
WIDE	WIDE rise to VCK rise/fall time	tdhWide	*6 VCK 50%		
	WIDE pulse width	twhWide	WIDE 50% twhWide tdhWide		

*6 Definitions:

The right-pointing arrow (→→) means +.


The left-pointing arrow (←) means –.

The black dot at an arrow (•) indicates the start of measurement.

 $[\]ensuremath{^{*7}}$ WIDE represents every 1H pulse as shown in Horizontal Timing.

Vertical Standard Timing

NTSC 4:3 (in case of EVEN field)



< Vertical Shift Register Driving Waveforms>

	Item Symbol Waveform		Waveform	Conditions
	VST rise time	trVst	VST 10% 90% 10%	• VCK duty cycle 50% to1Vck = 0ns
	VST fall time	tfVst	trVst tfVst	to2Vck = 0ns
VST	VST data setup time	tdVst	*6 VST 50%	• VCK duty cycle 50%
	VST data hold time	thVst	VCK 50% 50% tdVst thVst	to1Vck = 0ns to2Vck = 0ns
VCK	VCK rise time	trVck	90% VCK 10%	• VCK duty cycle 50% to1Vck = 0ns
	VCK fall time	tfVck	trVck tfVck	to2Vck = 0ns $tdVst = 32\mu s$ $thVst = -32\mu s$
	EN rise time	trEn	90% 10% 10% EN	• VCK duty cycle 50%
	EN fall time	tfEn	tfEn trEn	to1Vck = 0ns to2Vck = 0ns
EN	EN fall to VCK rise/fall time	tdEn	*6 VCK	
	EN pulse width	twEn	EN 50% twEn 50%	

Electrical Characteristics of Panel Block

1. Horizontal drivers

 $(Ta = 25^{\circ}C, V_{DD} = 12.0V, VIH = 3.0V, VREF = 1.5V)$

Item	Symbol	Min.	Тур.	Max.	Unit	Conditions
HCKn input pin capacitance	CHckn	_	55	65	pF	
HST input pin capacitance	CHst	_	30	50	pF	
Video signal input pin capacitance	Csig	_	120	150	pF	
Psig input pin capacitance (4:3 display)	Cpsig		5.2	8.0	nF	
Input pin current HCK1	I Hck1	-600	-300	_	μΑ	HCK1: actual driving
HCK2	I Hck2	-600	-300	_	μA	HCK2: actual driving
HST	I Hst	-200	-100	_	μA	HST = GND
RGT	I RGT	-150	-50		μA	RGT = GND
REF	I REF	-900	-300	_	μA	REF = VIH/2

HCKn: HCK1, HCK2 (1.5MHz)

2. Vertical drivers

Item	Symbol	Min.	Тур.	Max.	Unit	Conditions
VCK input pin capacitance	CVck	_	10	15	pF	
VST input pin capacitance	CVst	_	10	15	pF	
Input pin current VCK	I Vck	-150	- 50		μΑ	VCK = GND
VST	I Vst	-150	- 50	_	μΑ	VST = GND
EN	I En	-150	-50	_	μΑ	EN = GND
DWN	I DWN	-150	- 50		μΑ	DWN = GND
WIDE	I WIDE	-150	- 50		μΑ	WIDE = GND

3. Total power consumption of the panel

Item	Symbol	Min.	Тур.	Max.	Unit	
Total power consumption	(Ta = 25°C)	PWR25	_	43	55	mW
of the panel (NTSC)	(Ta = 60°C)	PWR60	_		75	mW

4. Pin input resistance

Item	Symbol	Min.	Тур.	Max.	Unit
Pin – Vss input resistance 1	Rin1	0.5	1	_	МΩ

Electro-optical Characteristics of Module/Panel Block

(Ta = 25°C, NTSC mode)

lte		Symbol	Measurement method	Min.	Тур.	Max.	Unit		
Contrast ratio			CR ₂₅	1	100	200	_	_	
Panel block optical transmittance*1			T	2	7.8	9.0	_	%	
0 1 1	Iled = 15mA		Lm ₁₅	2	180	260	_	cd/m ²	
Center luminance	Iled = 20mA		Lm ₂₀	2	240	330	_	Cu/III-	
		Х	Wx	3	_	0.295	0.325	CIE standard	
	W	Υ	Wy		_	0.310	0.360		
	VV	Тс	Tcm	3	5900	7800	_	K	
		Δυν	duvm		-0.016	0.003	0.022		
Chromaticity	В	Х	Rx		0.590	0.620	0.650		
(Iled = 15mA)	R	Y	Ry		0.320	0.350	0.380	CIE standard	
	0	Х	Gx		0.260	0.290	0.320		
	G	Y	Gy	3	0.460	0.500	0.540		
	В	Х	Вх		0.120	0.150	0.180		
		Y	Ву		0.080	0.130	0.180		
	V 90	25°C	V90-25		1.30	1.50	1.70	V	
		60°C	V90-60		1.30	1.50	1.70		
\/ T ab a reactoristics *1	V50	25°C	V50-25	4	1.70	1.90	2.10		
V-T characteristics*1		60°C	V50-60		1.70	1.90	2.10		
		25°C	V10-25		2.30	2.50	2.70		
	V10	60°C	V10-60		2.30	2.50	2.70		
Half tone color reprod	duction	R – G	V ₅₀ RG	5	-0.115	-0.080	-0.045	V	
range*1		B – G	V _{50BG}	3	0	0.03	0.05	V	
	ONI time	0°C	ton0		_	70	90	- ms	
Deepense time*1	ON time	25°C	ton25	6	_	17	25		
Response time*1	OFF times	0°C	toff0	6	_	120	180		
	OFF time	25°C toff25		_	30	75			
Flicker*1		60°C	F	7	_	-60	-30	dB	
Image retention time*1		60°C	YT1	8	_		10	S	
Viewing angle range		CR ≥ 10	θΤ θΒ θL θR	9	15 50 35 35	20 60 40 40	_	Degree (°)	
Surface reflection ration	θ = 0°	Rf	10	_	0.9	1.5	%		
Cross talk*1		25°C	СТК	11	_	0.9	1.5	%	

 $[\]ensuremath{^{*1}}$ Conforms to the measurement results for the discrete panel.

Electro-optical Characteristics of Backlight Block

(Ta = 25°C, discrete backlight)

Item	Conditions	3	Symbol	Measurement method	Min.	Тур.	Max.	Unit
Backlight DC forward	Ifbl = 15mA		Vfbl ₁₅	12	12.3	13.9	15.5	V
voltage	Ifbl = 20mA		Vfbl ₂₀	12	12.8	14.4	16.0	\ \
Backlight power	Ifbl = 15mA		Pbl ₁₅	12	185	209	233	w
consumption	Ifbl = 20mA		Pbl ₂₀	12	256	288	320	VV
Backlight center	Backlight center Ifbl = 15mA		Lbl ₁₅	12	2200	3000	_	cd/m ²
luminance	Ifbl = 20mA	= 20mA		12	2700	3700	_	
			xbl	12	0.280	0.305	0.330	
Backlight center	Ifbl = 15mA		ybl	12	0.255	0.308	0.360	
chromaticity	Amer = Idii		Tcbl	12	6100	8000	19000	K
			duvbl	12	+0.011	-0.003	-0.015	
Backlight luminance uniformity	Ifbl = 15mA		BLunif	13	60	_	_	%
	Ifbl = 15mA	Ta = less than 55°C	BLI1555	14	5000	_	_	
Backlight life (Luminance half-life)		Ta = 55 to 70°C	BLI1570	14	1000	_	_	hr
			BLI2040	14	5000	_	_	hr
			BLI2065	14	1000	_	_	

<Panel/Module/Backlight Electro-optical Characteristics Measurement>

Basic measurement conditions

(1) Driving voltage

 $V_{DD} = 12.0V$, VIH = 3.0V, VREF = 1.5V

VVC = 6.0V, VCOM = 5.5V, $Vpsig = 6.0 \pm 2.5V$

(2) Measurement temperature

25°C unless otherwise specified.

(3) Measurement point

One point in the center of the screen unless otherwise specified.


(4) Measurement systems

Three types of measurement systems are used as shown below.

(5) R, G and B input signal voltage Vsig

 $Vsig = 6.0 \pm Vac [V] (Vac: signal amplitude)$

• Measurement system I



1. Contrast Ratio

Contrast ratio (CR) is given by the following formula.

CR = L (White)/L (Black)

L (White): Surface luminance of the TFT-LCD panel at the input signal amplitude V_{AC} = 0.5V.

L (Black): Surface luminance of the panel at VAC = 4.0V.

Both luminosities are measured by System I.

2. Optical Transmittance of Panel, Center Luminance of Module, Color Temperature

Optical transmittance (T) is given by the following formula.

T = L (White)/Luminance of Backlight \times 100 [%]

L (White) is the same expression as defined in "Contrast Ratio".

Lm = White luminance at the center of the panel

Tcm = Color temperature at the center of the panel

Measured by System I using the TOPCON BM-5A.

3. Chromaticity


Chromaticity of the panels is measured by System I. Raster modes of each color are defined by the representations at the input signal amplitude conditions shown in the table below. System I uses x and y of the CIE standards as the chromaticity here.

		Signal amplitudes (VAC) supplied to each input					
		R input	R input G input				
Raster	R	0.5	4.0	4.0			
	G	4.0	0.5	4.0			
	В	4.0	4.0	0.5			
	W	0.0	0.0	0.0			

(Unit: V)

4. V-T Characteristics

V-T characteristics, or the relationship between signal amplitude and the transmittance of the panel, are measured by System II by inputting the same signal amplitude V_{AC} to each input pin. V_{90} , V_{50} , and V_{10} correspond to the voltages which define 90%, 50%, and 10% of transmittance respectively.



5. Half Tone Color Reproduction Range


The half tone color reproduction range of LCD panels is characterized by the differences between the V-T characteristics of R, G and B. The differences of these V-T characteristics are measured by System II.

System II defines signal voltages of each R, G and B raster mode which correspond to 50% of transmittance, V50R, V50G and V50B, respectively. V50RG and V50BG, that is to say the differences between V50R and V50G and between V50B and V50B, are given by the following

 $V_{50RG} = V_{50R} - V_{50G}$

formulas respectively.

 $V_{50BG} = V_{50B} - V_{50G}$



Vac - Signal amplitude [V]

6. Response Time

Response times ton and toff are measured by System II by applying the input signal voltages in the figure to the right to each input pin. These times are defined by the following formulas.


ton = t1 - tON

toff = t2 - tOFF

t1: time which gives 10% transmittance of the panel.

t2: time which gives 90% transmittance of the panel.

The relationships between t1, t2, tON and tOFF are shown in the figure to the right.



7. Flicker

Flicker (F) is given by the following formula. DC and AC components (NTSC: 30Hz, rms; PAL: 25Hz, rms) of the panel output signal for gray raster* mode are measured by a DC voltmeter and a spectrum analyzer in System II.

F [dB] = 20 log {AC component/DC component}


* R, G, B input signal voltage for gray raster mode is given by Vsig = $5.5 \pm V_{50}$ [V] where: V₅₀ is the signal amplitude which gives 50% of transmittance in V-T curve.

8. Image Retention Time

Image retention time is given by the following procedures.

Apply the monoscope pattern* to the LCD panel for 1 minute and then change to a gray scale signal ($Vsig = 6.0 \pm Vac [V]$; Vac = 3 to 4V). Judging by sight at the Vac that holds the maximum image retention, measure the time for the residual image to disappear.


* Monoscope pattern input conditions $V sig = 6.0 \pm 4.0 \text{ or } 6.0 \pm 2.0 \text{ [V]}$ (shown in the figure to the right) V COM = 5.5 V



9. Definition of Viewing Angle Range

Viewing angle range is measured by System I. The contrast ratio (CR) is measured at the angles defined in the figure to the right and the range where $CR \ge 10$ is taken as the viewing angle range. Measure with surface A^* facing upwards.

* Surface A: See the Package Outline.



10. Surface Reflection Ratio

Surface reflection ratio (Rf) is given by the following formula.

Rf = Reflected optical luminance of the panel surface A*/Reflected optical luminance of Al (wafer) × 100 [%]


The incident and reflected angles of light are both 0°.

Both luminosities are measured by System III.

* Surface A: See the Package Outline.

11. Cross Talk

Cross talk is determined by the luminance differences between adjacent areas represented by Wi' and Wi (i = 1 to 4) around the black window (Vsig = 4.0V/1V).



Cross talk value CTK =
$$\left| \frac{\text{Wi'} - \text{Wi}}{\text{Wi}} \right| \times 100 \text{ [\%]}$$

12. Backlight Center Luminance and Chromaticity Measurement Method

1. Environmental conditions

Temperature: 25 ± 5°C Humidity: 30 to 85%

Start measurement after leaving the module in the above environment for one hour.

Measurement should be performed in a dark room with a luminance of 10 lx or less and which is not subject to the effects of reflective or external light.

There should be no heat insulating objects around the module unit, and measurement should be performed in a draftless condition.

2. Luminance and chromaticity measurement method

Measurement equipment: TOPCON BM-5A, viewing angle: 0.2° , distance: 450 ± 50 mm Measure 30s after the backlight is lit.

Using a constant current circuit, measure the luminance under both conditions of Ifbl = 15mA and 20mA, and measure the chromaticity under only the condition of Ifbl = 15mA.


13. Backlight Luminance Uniformity Measurement Method

1. Environmental conditions

Measure under the same conditions as "12. Backlight Center Luminance and Chromaticity Measurement Method" above.

2. Light the backlight at Ifbl = 15mA using a constant current circuit, and start measurement 30s after the backlight is lit.

Backlight luminance uniformity is obtained by dividing the effective pixel area into 9 equal sections as shown below, measuring the luminance at each of the centers 1 to 9, and calculating Min. luminance \div Max. luminance \times 100 [%].



14. Backlight Life Measurement Method

Definition of life: When the backlight center luminance drops to 50% of the initial value.

Lighting conditions: Discrete backlight under the following conditions.

Leave the module in a normal temperature (25°C) environment for one hour before performing optical measurement.

(1) IfbI = 15mA

1-1) Continuous lighting at an ambient temperature of 55°C. (5000h or more)

1-2) Continuous lighting at an ambient temperature of 70°C. (1000h or more)

(2) Ifbl = 20mA


2-1) Continuous lighting at an ambient temperature of 40°C. (5000h or more)

2-2) Continuous lighting at an ambient temperature of 65°C. (1000h or more)

Description of Panel Block Operation


1. Color Coding


The color filters are coded in a delta arrangement. The shaded area is used for the dark border around the display.



2. Description of LCD Panel Operations

- A vertical driver, which consists of vertical shift registers, enable-gates and buffers, applies a selected pulse to each of 240 line electrodes sequentially one line electrode at a time in a single horizontal scanning period.
- The selected pulse is output when the enable pin goes to high level. PAL signal pulse elimination display is possible by using the enable pin and simultaneously controlling VCK.
- A horizontal driver, which consists of horizontal shift registers, gates and CMOS sample-and-hold circuitry, applies selected pulses to each of 490 signal electrodes sequentially in a single horizontal scanning period. These pulses are used to supply the sampled video signal to the row signal lines.
- The scanning direction of the horizontal shift registers can be switched with the RGT pin. The scanning direction is left to right (right scan) for RGT pin at high level (2.6 to 5.5V), and right to left (left scan) for RGT pin at low level (0V). In addition, the scanning direction of the vertical shift registers can be switched with the DWN pin. The scanning direction is top to bottom for DWN pin at high level (2.6 to 5.5V), and bottom to top for DWN pin at low level (0V). (These scanning directions are from a front view.)
- The vertical and horizontal drivers address one pixel, and then thin film transistors (TFTs; two TFTs for one
 pixel) turn on to apply a video signal to the pixel. The same procedures lead to the entire 240 × 490 pixels to
 display a picture in a single vertical scanning period.
- Pixel dots are arranged in a delta pattern, where sets of RGB pixels are positioned shifted by 1.5 dots against adjacent horizontal lines. The horizontal driver output pulse must be shifted by 1.5 dots for each horizontal line against the horizontal sync signal to apply a video signal to each pixel properly.
- The video signal should be input with the polarity-inverted every horizontal cycle.
- The relationships between the vertical shift register start pulse VST and the vertical display period, and between the horizontal shift register start pulse HST and the horizontal display period are shown below for top to bottom and left to right scan.






3. RGB Simultaneous Sampling


The horizontal driver samples R, G and B video signals simultaneously, which requires phase matching between the R, G and B signals to prevent the horizontal resolution from deteriorating. Thus phase matching by an external signal delay circuit is needed before applying the video signal to the LCD panel.

Two methods are applied for the delaying procedure: Sample-and-hold and Delay circuit. These two block diagrams are as follows.


The ACX306BKM has a right/left inversion function. The following phase relationship diagram indicates the phase setting for right scan (RGT = high level). For left scan (RGT = low level), the phase setting should be inverted for the B and G signals.




<Phase relationship of delaying sample-and-hold pulses> (right scan)



(2) Delay element (right scan)



System Configuration



Notes on Handling

(1) Static charge prevention

Be sure to take the following protective measures. TFT-LCD panels and LED backlights are easily damaged by static charges.

- a) Use non-chargeable gloves, or simply use bare hands.
- b) Use an earth-band when handling.
- c) Do not touch any electrodes of a panel.
- d) Wear non-chargeable clothes and conductive shoes.
- e) Install grounded conductive mats on the working floor and working table.
- f) Keep panels away from any charged materials.
- g) Use ionized air to discharge the panels.

(2) Protection from dust and dirt

- a) Operate in a clean environment.
- b) When delivered, the panel surface (Polarizer) is covered by a protective sheet. Peel off the protective sheet carefully so as not to damage the panel.
- c) Do not touch the polarizer surface. The surface is easily scratched. When cleaning, use a clean-room wiper with isopropyl alcohol. Be careful not to leave stains on the surface.
- d) Use ionized air to blow dust off the panel.

(3) Module fixing method

- a) The following items should be taken into account for the positioning guide design.
 - The design reference edges are the upper and left edges of the panel as viewed from the front. Design the guides using the panel frame as the reference and not the backlight.
 - Set the guides on the same side of the set as the monitor window frame.
 - To prevent LCD image unevenness, the guides should be the maximum package tolerance or more so that a clasping load is not applied to the panel from the x and y directions.
 - Make sure the guides do not block the panel FPC outlet and backlight lead wire outlet.
- b) The guaranteed area of the polarizer is the outer circumference of 0.7mm of the effective display area (Fig. 1). Design the monitor window frame of the set so that it is within this range including variance.
- c) Set the holders on the rear of the backlight around the circumference as far from the center of the backlight as possible. Local pressure applied to the center of the rear of the backlight for an extended period may result in uneven luminance, so the holder pressure on the center of the backlight should be 500g/cm² or less.
- d) Connect the panel or backlight frame to GND.
- e) Use a design that does not repeatedly bend or place stress on the backlight lead wires (maximum load in the lead wire pull-out direction: 500g) as this may cause lead wire disconnection at the solder junction on the backlight unit side. (Forced bending of 90° or more is permitted up to 2 times, and repeated bending of 45° up to 8 times.)

(4) Others

- a) Do not twist or bend the flexible PC board especially at the connecting region because the board is easily deformed.
- b) Do not drop the panel or backlight.
- c) Do not twist or bend the panel, panel frame or backlight.
- d) Keep the panel and backlight away from heat sources.
- e) Do not dampen the panel or backlight with water or other solvents.
- f) Avoid storage or use of the panel at high temperatures or high humidity, as this may result in damage.






Fig. 1



 $\phi 0.85 \pm 0.05$

 12.5 ± 0.5

Sony Corporation



 0.3 ± 0.05

Note 1. Tolerance with no indication (±0.2mm)

Electrode

- 2. Design the guaranteed area of the polarizer within the outer circumference of 0.7mm of the active area.
- 3. Mass: approximately 10.3g