

T-4623-14

## 131,072 WORDS x 8 BIT STATIC RAM

DESCRIPTION

The TC551001PL/FL is 1,048,576 bits static random access memory organized as 131,072 words by 8 bits using CMOS technology, and operated a single 5 V power supply. Advanced circuit techniques provide both high speed and low power features with an operating current of 5 mA / MHz (Typ.) and minimum cycle time of 85 / 100 ns. When  $\overline{CE1}$  is a logical high, or  $\overline{CE2}$  is low, the device is placed in low power standby mode in which standby current is 2  $\mu$ A typically. The TC551001PL/FL has three control inputs. Chip enable inputs ( $\overline{CE1}, \overline{CE2}$ ) allow for device selection and data retention control, and an output enable input ( $\overline{OE}$ ) provides fast memory access. Thus the TC551001PL/FL is suitable for use in various microprocessor application system where high speed, low power, and battery back up are required.

The TC551001PL/FL is offered in both a dual-in-line 32 pin standard plastic package and small-out line plastic flat package.

FEATURES

- Low Power Dissipation : 27.5 mW / MHz (Typ.)
- Standby Current : 100  $\mu$ A (Max.)
- 5 V Single Power Supply
- Power Down Feature :  $\overline{CE1}, \overline{CE2}$
- Data retention Supply Voltage : 2.0 ~ 5.5 V
- Directly TTL Compatible : All Inputs and Outputs

## • Access Time

	TC551001 PL/FL-85	TC551001 PL/FL-10
Access Time (max.)	85 ns	100 ns
$\overline{CE1}$ Access Time (max.)	85 ns	100 ns
$\overline{CE2}$ Access Time (max.)	85 ns	100 ns
$\overline{OE}$ Access Time (max.)	45 ns	50 ns


- Package : TC551001PL : DIP32-P-600
- TC551001FL : SOP32-P-525

PIN CONNECTION (TOP VIEW)

N.C.	1	32	$V_{DD}$
A16	2	31	A15
A14	3	30	$\overline{CE2}$
A12	4	29	R/W
A7	5	28	A13
A6	6	27	A8
A5	7	26	A9
A4	8	25	A11
A3	9	24	$\overline{OE}$
A2	10	23	A10
A1	11	22	$\overline{CE1}$
A0	12	21	I/O8
I/O1	13	20	I/O7
I/O2	14	19	I/O6
I/O3	15	18	I/O5
GND	16	17	I/O4

PIN NAMES

A0~A16	Address Inputs
R/W	Read/Write Control Input
$\overline{OE}$	Output Enable Input
$\overline{CE1}, \overline{CE2}$	Chip Enable Input
I/O1~I/O8	Data Input/Output
$V_{DD}$	Power (+5 V)
GND	Ground
N.C.	No Connection

BLOCK DIAGRAM

TC551001PL-85/PL-10

TC551001FL-85/FL-10

T-46-23-14

OPERATION MODE

OPERATION MODE	$\overline{CE1}$	CE2	$\overline{OE}$	RAW	I/O1 ~ I/O8	POWER
Read	L	H	L	H	D <sub>OUT</sub>	I <sub>DD</sub>
Write	L	H	*	L	D <sub>IN</sub>	I <sub>DD</sub>
Output Deselect	L	H	H	H	High-Z	I <sub>DD</sub>
Standby	H	*	*	*	High-Z	I <sub>DD</sub>
	*	L	*	*	High-Z	I <sub>DD</sub>

\* : H or L

ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V <sub>DD</sub>	Power Supply Voltage	-0.3 ~ 7.0	V
V <sub>IN</sub>	Input Voltage	-0.3* ~ 7.0	V
V <sub>IO</sub>	Input and Output Voltage	-0.5 - V <sub>DD</sub> + 0.5	V
P <sub>D</sub>	Power Dissipation	1.0/0.6**	W
T <sub>solder</sub>	Soldering Temperature	260 ± 10	°C·sec
T <sub>strg.</sub>	Storage Temperature	-55 ~ 150	°C
T <sub>opr.</sub>	Operating Temperature	0 ~ 70	°C

\* : -3.0V at pulse width 50 ns MAX. \*\* : SOP

D.C. RECOMMENDED OPERATING CONDITIONS.

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>DD</sub>	Power Supply Voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	Input High Voltage	2.2	-	V <sub>DD</sub> + 0.3	
V <sub>IL</sub>	Input Low Voltage	-0.3	-	0.8	
V <sub>DH</sub>	Data Retention Supply Voltage	2.0	-	5.5	

T-46-23-14

D.C. and OPERATING CHARACTERISTICS ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{DD} = 5\text{V} \pm 10\%$ )

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
$I_{IL}$	Input Leakage Current	$V_{IN} = 0 \sim V_{DD}$	-	-	$\pm 1.0$	$\mu\text{A}$
$I_{OH}$	Output High Current	$V_{OH} = 2.4\text{V}$	-1.0	-	-	mA
$I_{OL}$	Output Low Current	$V_{OL} = 0.4\text{V}$	4.0	-	-	mA
$I_{CO}$	Output Leakage Current	$\overline{CE1} = V_{IH}$ or $CE2 = V_{IL}$ or $R/W = V_{IL}$ or $\overline{OE} = V_{IH}$ , $V_{OUT} = 0 \sim V_{DD}$	-	-	$\pm 1.0$	$\mu\text{A}$
$I_{DDO1}$	Operating Current	$\overline{CE1} = V_{IL}$ and $CE2 = V_{IH}$ and $R/W = V_{IH}$ , $I_{OUT} = 0\text{mA}$ Other Inputs = $V_{IH}/V_{IL}$ $t_{cycle} = \text{Min. cycle}$	-	-	80	mA
$I_{DDO2}$		$\overline{CE1} = 0.2\text{V}$ and $CE2 = V_{DD}-0.2\text{V}$ $R/W = V_{DD}-0.2\text{V}$ , $I_{OUT} = 0\text{mA}$ Other Inputs = $V_{DD}-0.2\text{V}/0.2\text{V}$ $t_{cycle} = \text{Min. cycle}$	-	-	70	mA
$I_{DDs1}$	Standby Current	$\overline{CE1} = V_{IH}$ or $CE2 = V_{IL}$	-	-	3	mA
$I_{DDs2}^{(1)}$		$\overline{CE1} = V_{DD}-0.2\text{V}$ or $CE2 = 0.2\text{V}$ $V_{DD} = 2.0\text{V} \sim 5.5\text{V}$ , $T_a = 0 \sim 70^\circ\text{C}$	-	2	100	$\mu\text{A}$

Note : (1) In standby mode with  $\overline{CE1} \geq V_{DD}-0.2\text{V}$ , these specification limits are guaranteed under the condition of  $CE2 \geq V_{DD}-0.2\text{V}$  or  $CE2 \leq 0.2\text{V}$ .

CAPACITANCE ( $T_a = 25^\circ\text{C}$ ,  $f = 1\text{MHz}$ )

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN} = \text{GND}$	10	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = \text{GND}$	10	

Note : This parameter periodically sampled is not 100 % tested.

T-46-23-14

A.C. CHARACTERISTICS (Ta = 0 ~ 70 °C, VDD = 5 V ± 10 %)

Read Cycle

SYMBOL	PARAMETER	TC551001PL-85 TC551001FL-85		TC551001PL-10 TC551001FL-10		UNIT
		MIN.	MAX.	MIN.	MAX.	
t <sub>RC</sub>	Read Cycle Time	85	-	100	-	ns
t <sub>ACC</sub>	Address Access Time	-	85	-	100	
t <sub>CO1</sub>	CE1 Access Time	-	85	-	100	
t <sub>CO2</sub>	CE2 Access Time	-	85	-	100	
t <sub>OE</sub>	Output Enable to Output in Valid	-	45	-	50	
t <sub>COE</sub>	Chip Enable (CE1, CE2) to Output in Low-Z	10	-	10	-	
t <sub>OEE</sub>	Output Enable to Output in Low-Z	0	-	0	-	
t <sub>OD</sub>	Chip Enable (CE1, CE2) to Output in High-Z	-	30	-	35	
t <sub>OOD</sub>	Output Enable to Output in High-Z	-	30	-	35	
t <sub>OH</sub>	Output Data Hold Time	10	-	10	-	

Write Cycle

SYMBOL	PARAMETER	TC551001PL-85 TC551001FL-85		TC551001PL-10 TC551001FL-10		UNIT
		MIN.	MAX.	MIN.	MAX.	
t <sub>WC</sub>	Write Cycle Time	85	-	100	-	ns
t <sub>WP</sub>	Write Pulse Width	60	-	60	-	
t <sub>CW</sub>	Chip Selection to End of Write	75	-	80	-	
t <sub>AS</sub>	Address Setup Time	0	-	0	-	
t <sub>WR</sub>	Write Recovery Time	0	-	0	-	
t <sub>ODW</sub>	R/W to Output in High-Z	-	30	-	35	
t <sub>OEW</sub>	R/W to Output in Low-Z	0	-	0	-	
t <sub>DS</sub>	Data Set up Time	35	-	40	-	
t <sub>DH</sub>	Data Hold Time	0	-	0	-	

A.C. TEST CONDITIONS


Output Load : 100 pF + 1 TTL Gate  
 Input Pulse Level : 0.6 V, 2.4 V  
 Timing Measurement V<sub>IN</sub> : 0.8 V, 2.2 V  
 Reference Level V<sub>OUT</sub> : 0.8 V, 2.2 V  
 t<sub>r</sub>, t<sub>f</sub> : 5 ns




TC551001PL-85/PL-10  
TC551001FL-85/FL-10

T-46-23-14

WRITE CYCLE 2 (4) (CE1 Controlled Write)



WRITE CYCLE 3 (4) (CE2 Controlled Write)




T-46-23-14

- Note : (1) R/W is High for Read Cycle.
- (2) Assuming that  $\overline{CE1}$  Low transition or CE2 High transition occurs coincident with or after R/W Low transition, Outputs remain in a high impedance state.
- (3) Assuming that  $\overline{CE1}$  High transition or CE2 Low transition occurs coincident with or prior to R/W High transition, outputs remain in a high impedance state.
- (4) Assuming that  $\overline{OE}$  is High for Write Cycle, Outputs are in high impedance state during this period.

#### DATA RETENTION CHARACTERISTICS (Ta = 0 ~ 70 °C)


SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>OH</sub>	Data Retention Supply Voltage	2.0	-	5.5	V
I <sub>DD52</sub>	Standby Current	V <sub>DD</sub> = 3.0 V	-	50	μA
		V <sub>DD</sub> = 5.5 V	-	100	
t <sub>CDR</sub>	Chip Deselection to Data Retention Mode	0	-	-	nS
t <sub>r</sub>	Recovery Time	5	-	-	mS

#### $\overline{CE1}$ Controlled Data Retention Mode (1)



TC551001PL-85/PL-10  
 TC551001FL-85/FL-10

T-46-23-14


CE2 Controlled Data Retention Mode (3)

- Note : (1) In  $\overline{CE1}$  controlled data retention mode, minimum standby current mode is achieved under the condition of  $CE2 \leq 0.2V$  or  $CE2 \geq V_{DD} - 0.2V$ .
- (2) If the  $V_{IH}$  of  $\overline{CE1}$  is 2.2V in operation, during the period that the  $V_{DD}$  voltage is going down from 4.5V to 2.4V,  $I_{DDSI}$  current flows.
- (3) In  $CE2$  controlled data retention mode, minimum standby current mode is achieved under the condition of  $CE2 \leq 0.2V$ .



T-46-23-14

OUTLINE DRAWING (DIP32 - P - 600)



Weight : 4.53g (Typ.)





TC551001PL-85/PL-10

TC551001FL-85/FL-10

T-46-23-14

OUTLINE DRAWING (SOP32 - P - 525)

Unit in mm



Weight : 1.10g (Typ.)