

Stereo 2.6W Audio Amplifier(With Gain Control)

#### **Features**

- · Low operating current with 6mA
- Improved depop circuitry to eliminate turn-on transients in outputs
- High PSRR
- www.DataSheet4U.com Internal gain control, eliminate external components.
  - 2.6W per channel output power into  $3\Omega$  load at 5V,  $\overline{\text{BTL}}$  mode
  - Multiple input modes allowable selected by HP/LINE pin
  - Two output modes allowable with BTL and SE modes selected by SE/BTL pin
  - Low current consumption in shutdown mode (50μA)
  - Short Circuit Protection
  - TSSOP-24-P with thermal pad package
  - Lead Free Available (RoHS Compliant)

## **Applications**


- NoteBook PC
- LCD Monitor

## **General Description**

APA2035 is a monolithic integrated circuit, which provides internal gain control, and a stereo bridged audio power amplifiers capable of producing 2.6W (1.9W) into  $3\Omega$  with less than 10% (1.0%) THD+N. By control the two gain setting pins, Gain0 and Gain1, The amplifier can provide 6dB, 15.6dB, 21.6dB and 27dB gain settings. The advantage of internal gain setting can be less components and PCB area. Both of the depop circuitry and the thermal shutdown protection circuitry are integrated in APA2035, that reduces pops and clicks noise during power up or shutdown mode operation. It also improved the power off pop noise and protects the chip from being destroyed by over temperature and short current failure.

To simplify the audio system design APA2035 combines a stereo bridge-tied loads (BTL) mode for speaker drive and a stereo single-end (SE) mode for headphone drive into a single chip, where both modes are easily switched by the SE/BTL input control pin signal. Besides the multiple input selections is used for portable audio system.

## **Ordering and Marking Information**



<sup>\*</sup> TSSOP-P is a standard TSSOP package with thermal pad exposure on bottom of the package.

Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS and compatible with both SnPb and lead-free soldiering operations. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J STD-020C for MSL classification at lead-free peak reflow temperature.


ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.

Copyright © ANPEC Electronics Corp. Rev. A.1 - Aug., 2006

www.anpec.com.tw




#### **Pinouts**



vw.DataSheet4U.com

## **Block Diagram**





# **Absolute Maximum Ratings**

(Over operating free-air temperature range unless otherwise noted.)

Parameter	Rating
Supply voltage range, VDD, PVDD	-0.3V to 6V
Input voltage range at SE/BTL, HP/LINE, SHUTDOWN,	-0.3V to V <sub>DD</sub>
Operating ambient temperature range, T <sub>A</sub>	-40° C to 85° C
Maximum junction temperature, T <sub>J</sub>	Internal Limited
Storage temperature range, Tstg	-65° C to 150° C
Soldering Temperature, 10 seconds, Ts	260° C
Electrostatic Discharge, Vesd	-3000 to 3000*1 -200 to 200*2
Power dissipation, PD	Internal Limited

#### Notes:

## **Recommended Operating Conditions**

## **Thermal Characteristics**

Symbol	Parameter	Value	Unit
D	Thermal Resistance from Junction to Ambient in Free Air	45	°C/W
THJA	TSSOP-P24*	7	C/VV

<sup>\* 5</sup> in<sup>2</sup> printed circuit board with 2oz trace and copper pad through 9 25mil diameter vias.

## **Electrical Characteristics**

(VDD=5V,-40°C<TA<85°C, unless otherwise noted.)

Symbol	Parameter	Test Condition		Unit		
Symbol	Farailletei	rest Condition	Min.	Тур.	Max.	Oilit
$V_{DD}$	Supply Voltage		3.3		5.5	V
	Supply ourront	SE/BTL = 0V		6	12	mA
I <sub>DD</sub>	Supply current	SE/BTL = 5V		4	8	mA
I <sub>SD</sub>	Supply current in shutdown mode	SHUTDOWN = 0V		50	300	μΑ
V <sub>IH</sub>	High level threshold	SHUTDOWN, GAIN0, GAIN1	2			V
V IH	Voltage	SE/BTL, HP/LINE	4			V

Copyright © ANPEC Electronics Corp. Rev. A.1 - Aug., 2006

<sup>\*1.</sup>Human body model:C=100pF, R=1500  $\Omega$ , 3 positives pulse plus 3 negative pulses

<sup>\*2.</sup> Machine model: C=200pF, L=0.5mH, 3 positive pulses plus 3 negative pulses

The thermal pad on the TSSOP\_P package with solder on the printed circuit board.



# **Electrical Characteristics (Cont.)**

(VDD=5V,-40°C<TA<85°C, unless otherwise noted.)

Symbol	Parameter	ameter Test Condition		APA2035			
Syllibol	Parameter	rest Condition	Min.	Тур.	Max.	Unit	
V <sub>IL</sub>	Low level threshold Voltage	SHUTDOWN, GAINO, GAIN1			0.8	V	
		SE/BTL, HP/LINE			3	V	
com lı	Input current	SHUTDOWN, SE/BTL, HP/LINE, GAIN0, GAIN1		5		nA	
V <sub>ICM</sub>	Common mode Input voltage		V <sub>DD</sub> -1.0			V	
Vos	Output differential voltage			5		mV	
	PC_beep trigger level			1		Vp.p	

Operating Characteristics, BTL mode

Vdd=5V, TA=25°C, RI=4W, Gain=6dB, (Unless otherwise noted)

Symbol	Parameter	Test Condition	APA2035			Unit	
Symbol Parameter		rest Condition	Min.	Тур.	Max.	O'III	
		THD=10%, Fin=1khz, RL=3 $\Omega$		2.6		W	
		THD=10%, Fin=1khz, RL=4 $\Omega$		2.3		W	
Po	Maximum output power	THD=10%, Fin=1khz, RL= $8\Omega$		1.5		W	
Γ0	maximum output power	THD=1%, Fin=1khz, RL=3 $\Omega$		1.9		W	
		THD=1%, Fin=1khz, RL=4 $\Omega$		1.7		W	
		THD=1%, Fin=1khz, RL=8 $\Omega$	1	1.1		W	
THD+N	Total harmonic distortion plus	Po=1.1W, RL=4Ω Fin=1khz		0.05		%	
ITID+N	noise	Po=0.7W, RL=8Ω, Fin=1khz		0.04		%	
PSRR	Power ripple rejection ratio $Vin=0.2Vrms$ , $RI=8\Omega$ , $Cb=0.47\mu f$ , $f=120Hz$			85		dB	
xtalk	Channel separation f=1khz, Cb=0.47μf,			95		dB	
	HP/LINE input separation	f=1khz, Cb=0.47μf,		80		dB	
S/N	Signal to noise ratio	Po=1.1W, RI=8 $\Omega$ , A_weight		105		dB	

Operating Characteristics, SE mode

Vdd=5V, TA=25°C, RI=32W, Gain=0dB, (Unless otherwise noted)

Symbol	Parameter	Test Condition	APA2035			Unit
Symbol	Farameter	Min. Ty	Тур.	Max.	Ollit	
В	Maximum autaut nawar	THD=10%, Fin=1khz, RL=32 $\Omega$		110		mW
P <sub>o</sub>	Maximum output power	THD=1%, Fin=1khz, RL=32 $\Omega$		90		mW
THD+N	Total harmonic distortion plus noise	Po=75mW, RL=32 $\Omega$ .Fin=1khz		0.03		%

ww.DataSheet4



# **Electical Characteristics (Cont.)**

Operating Characteristics, SE mode

Vdd=5V, T<sub>A</sub>=25°C, Rl=32**W**, Gain=0dB, (Unless otherwise noted)

	Symbol	Parameter	Test Condition	P	APA2035		Unit	
	Symbol	Faranietei	rest Condition	Min.	Тур.	Max.	Oill	
	PSRR	IPOWAL TIDDIA FAIACTION TATIO	Vin=0.2Vrms, RI=32Ω, Cb=0.47μf, f=120,		55		dB	Ī
www.DataSheet4U.	tom	SE/BTL attenuation			80		dB	Ī
	xtalk	Channel separation	f=1khz, Cb=0.47μf,		65		dB	]
		HP/LINE input separation	f=1khz, Cb=0.47μf, BTL		80		dB	]
	S/N	Signal to noise ratio	Po=75mW, RI=32Ω, A_weight,		100		dB	Ī

# **Pin Descriptions**

Pin name	Pin no.	Config.	Function Description
GND	1, 12, 13, 24	-	Ground connection, Connected to thermal pad.
GAIN0	2	I/P	Input signal for internal gain setting
GAIN1	3	I/P	Input signal for internal gain setting
LOUT+	4	O/P	Left channel positive output in BTL mode and SE mode
LLINEIN	5	I/P	Left channel line input terminal, selected when HP/LINE is held low.
RLINEIN	23	I/P	Right channel line input terminal, selected when HP/LINE is held low.
LHPIN	6	O/P	Left channel headphone input terminal, selected when HP/LINE is held high.
$PV_{DD}$	7, 18	-	Supply voltage only for power amplifier
RIN+	8	I/P	Right channel positive signal input, when differential signal is accepted.
LOUT-	9	O/P	Left channel negative output in BTL mode and high impedance in SE mode
LIN+	10	I/P	Left channel positive signal input, when differential signal is accepted.
BYPASS	11	-	Bypass voltage
PCBEEP	14	I/P	PC-beep signal input
SE/BTL	15	I/P	Output mode control input pin, high for SE output mode and low for BTL mode
ROUT-	16	O/P	Right channel negative output in BTL mode and high impedance in SE mode
HP/LINE	17	I/P	Multi-input selection input, headphone mode when held high, line-in mode when held low
$V_{DD}$	19	-	Supply voltage for internal circuit excepting power amplifier.
RHPIN	20	I/P	Right channel headphone input terminal, selected when HP/LINE is held high.
ROUT+	21	O/P	Right channel positive output in BTL mode and SE mode
SHUTDOWN	22	I/P	It will be into shutdown mode when pull low
RLINEIN	23	I/P	Right channel line input terminal, selected when HP/LINE is held low

Copyright © ANPEC Electronics Corp. Rev. A.1 - Aug., 2006



# **Truth Table for Logic Inputs**

HP/ LINE	SE/BTL	SHUTDOWN	PCBEEP	Operating mode
Х	X	L	Disable	Shutdown mode
L	L	Н	Disable	Line input, BTL out
Н	L	Н	Disable	HP input, BTL out
L	Н	Н	Disable	Line input, SE out
Н	Н	Н	Disable	HP input, SE out
com X	Х	Χ	Enable	PCBEEP input, BTL out

ww.DataSheet4U.


# **Gain Setting Table**

GAIN0	GAIN1	Ri	Rf	Av
0	0	90ΚΩ	90ΚΩ	6dB
0	1	45ΚΩ	135ΚΩ	15.6dB
1	0	25.7ΚΩ	154.3ΚΩ	21.6dB
1	1	13.85ΚΩ	166.15KΩ	27.6dB




# **Typical Application Circuit**

(using SE input signal)







# **Typical Characteristics**




THD+N vs. Output Power




THD+N vs. Output Power





THD+N vs. Output Power






















THD+N vs. Output Power




THD+N vs. Frequency





THD+N vs. Frequency





















































# Output Noise Voltage vs. Frequency Till about 100 Filter BW < 22kHz Filter BW < 22kHz Output Noise Voltage vs. Frequency Filter BW < 22kHz A-Weight VDD=5V RL=32Ω AV=0dB SE 1 20 100 1k 10k 20k Frequency (Hz)










#### Power Dissipation vs. Output Power



## **Application Descriptions**

#### **BTL Operation**

The APA2035 has two pairs of operational amplifiers internally, allowed for different amplifier configurations.




Figure 1: APA2035 internal configuration (each channel)

The OP1 and OP2 are all differential drive configuration, The differential drive configuration doubling the voltage swing on the load compare to the single-ending configuration, the differential gain for each channel is 2x(Gain of SE mode).

By driving the load differentially through outputs OUT+ and OUT-, an amplifier configuration commonly referred to as bridged mode is established. BTL mode operation is different from the classical single-ended SE amplifier configuration where one side of its load is connected to ground.

A BTL amplifier design has a few distinct advantages over the SE configuration, as it provides differential drive to the load, thus doubling the output swing for a specified supply voltage. Four times the output power is possible as compared to a SE amplifier under the same conditions. A BTL configuration, such as the one used in APA2035, also creates a second advantage over SE amplifiers. Since the differential outputs, ROUT+, ROUT-, LOUT+, and LOUT-, are biased at half-supply, no need DC voltage exists across the load.



## **Application Descriptions (Cont.)**

#### **BTL Operation (Cont.)**

This eliminates the need for an output coupling capacitor which is required in a single supply, SE configuration.

#### **Single-Ended Operation**

Consider the single-supply SE configuration shown Application Circuit. A coupling capacitor is required to block the DC offset voltage from reaching the load. These capacitors can be quite large (approximately  $33\mu F$  to  $1000\mu F$ ) so they tend to be expensive, occupy valuable PCB area, and have the additional drawback of limiting low-frequency performance of the system (refer to the Output Coupling Capacitor).

The rules described should be following relationship:

$$\frac{1}{\text{Cbypass} \times 160 \text{k}\Omega} \le \frac{1}{\text{R}_{\text{L}}\text{C}_{\text{C}}} << \frac{1}{\text{R}_{\text{L}}\text{C}_{\text{C}}}$$
 (1

#### **Output SE/BTL Operation**

The ability of the APA2035 to easily switch between BTL and SE modes is one of its most important costs saving features. This feature eliminates the requirement for an additional headphone amplifier in applications where internal stereo speakers are driven in BTL mode but external headphone or speakers must be accommodated.

Internal to the APA2035, two separate amplifiers drive OUT+ and OUT- (see Figure 1). The SE/BTL input controls the operation of the follower amplifier that drives LOUT- and ROUT-.

- When SE/BTL is held low, the OP2 is actived and the APA2035 is in the BTL mode.
- When SE/BTL is held high, the OP2 is in a high output impedance state, which configures the APA2035 as SE driver from OUT+. I<sub>DD</sub> is reduced by approximately one-half in SE mode.

Control of the SE/BTL input can be a logic-level TTL source or a resistor divider network or the stereo headphone jack with switch pin as shown in Application Circuit.




Figure 2: SE/BTL input selection by phonejack plug

In Figure 2, input SE/BTL operates as follows:

When the phonejack plug is inserted, the  $1k\Omega$  resistor is disconnected and the SE/BTL input is pulled high and enables the SE mode. When the input goes high level, the OUT- amplifier is shutdown causing the speaker to mute. The OUT+ amplifier then drives through the output capacitor (CO) into the headphone jack.

When there is no headphone plugged into the system, the contact pin of the headphone jack is connected from the signal pin, the voltage divider set up by resistors  $100k\Omega$  and  $1k\Omega$ . Resistor  $1k\Omega$  then pulls low the SE/BTL pin, enabling the BTL function.

#### **Input HP/LINE Operation**

APA2035 amplifier has two separate inputs for each of the left and right stereo channels. An internal multiplexer selects which input will be connected to the amplifier based on the state of the HP/LINE pin on the IC.

- To select the line inputs, set HP/LINE pin tied to low level
- To enable the headphone inputs, set HP/ LINE pin tied to high level



#### Input HP/LINE Operation (Cont.)

Refer to the application circuit, the voltage divider of  $100 k\Omega$  and  $1 k\Omega$  sets the voltage at the HP/LINE pin to be approximately 50mV when there are no headphones plugged into the system. This logic low voltage at the HP/LINE pin enables the APA2035 and places it LINE input mode operation.

When a set of headphones is plugged into the system, the contact pin of the headphone jack is disconnected from the signal pin, interrupting the voltage divider set up by resistors  $100k\Omega$ . Resistor  $100k\Omega$  then pulls-up the HP/ $\overline{\text{LINE}}$  pin, enabling the headphone input function.

#### **Differential Input Operation**

APA2035 can accepted the differential input signal, and it's can improve the CMRR (Common Mode Rejection ratio). For example: when apply differential input signals to APA2035, connect positive input signals to the IN+ (LIN+ and RIN+) of APA2035 and negative input signals to the IN- (LIN- and RIN-) of APA2035.

When input signals are single-end, just connect IN+ (LIN+ and RIN+) to ground via a capacitor.

#### Input Resistance, Ri

The APA2035 provides four gain setting decided by GAIN0 and GAIN1 input ins in Differential mode and it become 0dB fixed gain when SE mode is selected. In table 1,internal resistors Ri and Rf according to BTL operation set the gain for each audio input of the APA2035.

GAIN0	GAIN1	Ri	Rf	SE/BTL	Av
0	0	90ΚΩ	90ΚΩ	0	6dB
0	1	45ΚΩ	135ΚΩ	0	15.6dB
1	0	25.7ΚΩ	154.3ΚΩ	0	21.6dB
1	1	13.85ΚΩ	166.15ΚΩ	0	27.6dB
Х	Х	90ΚΩ	90ΚΩ	1	0dB

Table 1: The close loop gain setting resistance Ri/Rf

BTL mode operation brings about the factor 2 in the gain equation due to the inverting amplifier mirroring the voltage swing across the load. The input resistance has wide variation (+/-10%) caused by manufacture.

#### Input Capacitor, Ci

In the typical application an input capacitor, Ci, is required to allow the amplifier to bias the input signal to the proper DC level for optimum operation. In this case, Ci and the minimum input impedance Ri form a high-pass filter with the corner frequency determined in the follow equation:

$$f_{c}(highpass) = \frac{1}{2\pi Ri(min) \times Ci}$$
 (2)

The value of Ci is important to consider as it directly affects the low frequency performance of the circuit. Consider the example where Ri is  $90k\Omega$  when 6dB gain is setting and the specification calls for a flat bass response down to 40Hz . Equation is reconfigured as follow:

$$Ci = \frac{1}{2\pi Rifc}$$
 (3)

Consider to input resistance variation, the Ci is  $0.04\mu F$  so one would likely choose a value in the range of  $0.1\mu F$  to  $1.0\mu F$ .

A further consideration for this capacitor is the leakage path from the input source through the input network (Ri+Rf, Ci) to the load. This leakage current creates a DC offset voltage at the input to the amplifier that reduces useful headroom, especially in high gain applications. For this reason a low-leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications as the DC level there is held at  $V_{\rm DD}/2$ , which is likely higher that the source DC level. Please note that it is important to confirm the capacitor polarity in the application.



#### **Effective Bypass Capacitor, Cbypass**

As with any power amplifier, proper supply bypassing is critical for low noise performance and high power supply rejection.

The capacitor location on both the bypass and power supply pins should be as close to the device as possible. The effect of a larger half supply bypass capacitor is improved PSRR due to increased half-supply stability. Typical applications employ a 5V regulator with 1.0µF and a 0.1µF bypass capacitors which aid in supply filtering. This does not eliminate the need for bypassing the supply nodes of the APA2035. The selection of bypass capacitors, especially Cb, is thus dependent upon desired PSRR requirements, click and pop performance.

To avoid start-up pop noise occurred, the bypass voltage should be rise slower then the input bias voltage and the relationship shown in equation should be maintained.

$$\frac{1}{\text{Cbypass} \times 160 \text{k}\Omega} << \frac{1}{\text{Ci} \times \text{Ri}}$$
 (4)

The capacitor is fed from a  $125k\Omega$  source inside the amplifier. Bypass capacitor, Cb, values of  $3.3\mu F$  to  $10\mu F$  ceramic or tantalum low-ESR capacitors are recommended for the best THD and noise performance.

The bypass capacitance also effect to the start up time. It is determined in the follow equation:

Tstart up =
$$5x(Cbypassx125k\Omega)$$
 (5)

#### **Output Coupling Capacitor, Cc**

In the typical single-supply SE configuration, an output coupling capacitor (Cc) is required to block the DC bias at the output of the amplifier thus preventing DC currents in the load. As with the input coupling capacitor, the output coupling capacitor and impedance of the load form a high-pass filter governed by equation.

$$fc(highpass) = \frac{1}{2\pi R_L C_C}$$
 (6)

For example, a 330µF capacitor with an  $8\Omega$  speaker would attenuate low frequencies below 60.6Hz. The main disadvantage, from a performance standpoint, is the load impedance is typically small, which drives the low-frequency corner higher degrading the bass response. Large values of  $C_{\rm c}$  are required to pass low frequencies into the load.

#### **Power Supply Decoupling, Cs**

The APA2035 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure the output total harmonic distortion (THD) is as low as possible.

Power supply decoupling also prevents the oscillations causing by long lead length between the amplifier and the speaker.

The optimum decoupling is achieved by using two different type capacitors that target on different type of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance(ESR) ceramic capacitor, typically 0.1  $\mu\text{F}$  placed as close as possible to the device V $_{\text{DD}}$  lead works best. For filtering lower-frequency noise signals, a large aluminum electrolytic capacitor of  $10\mu\text{F}$  or greater placed near the audio power amplifier is recommended.

#### **Shutdown Function**

In order to reduce power consumption while not in use, the APA2035 contains a shutdown pin to externally turn off the amplifier bias circuitry. This shutdown feature turns the amplifier off when a logic low is placed on the  $\overline{\text{SHUTDOWN}}$  pin. The trigger point between a logic high and logic low level is typically 2.0V. It is best to switch between ground and the supply  $V_{\text{DD}}$  to



#### **Shutdown Function (Cont.)**

provide maximum device performance. switching the  $\overline{SHUTDOWN}$  pin to low, the amplifier enters a low-current state,  $I_{DD}$ <50 $\mu$ A. APA2035 is in shutdown mode, except PC-BEEP detect circuit. On normal operating, SHUTDOWN pin pull to high level to keeping the IC out of the shutdown mode. The  $\overline{SHUTDOWN}$  pin should be tied to a definite voltage to avoid unwanted state changes.

**PC-BEEP Detection** 

APA2035 integrates a PCBEEP detect circuit for NOTEBOOK PC used. When PC-BEEP signal drive to PCBEEP input pin, and PCBEEP mode is active. APA2035 will force to BTL mode and the internal gain fixed as -10dB. The PCBEEP signal becomes the amplifier input signal and play on the speaker without coupling capacitor. If the amplifier in the shutdown mode, it will out of shutdown mode whenever PCBEEP mode enable. The APA2035 will return to previous setting when it is out of PC-BEEP mode.

The input impedance is  $100k\Omega$  on PCBEEP input pin.

#### **Optimizing Depop Circuitry**

Circuitry has been included in the APA2035 to minimize the amount of popping noise at power-up and when coming out of shutdown mode. Popping occurs whenever a voltage step is applied to the speaker. In order to eliminate clicks and pops, all capacitors must be fully discharged before turn-on. Rapid on/off switching of the device or the shutdown function will cause the click and pop circuitry. The value of Ci will also affect turn-on pops. (Refer to Effective Bypass Capacitance) The bypass voltage rise up should be slower than input bias voltage. Although the bypass pin current source cannot be modified, the size of Cb can be changed to alter the device turn-on time and the amount of clicks and pops. By increasing the value

of Cb, turn-on pop can be reduced. However, the tradeoff for using a larger bypass capacitor is to increase the turn-on time for this device. There is a linear relationship between the size of Cb and the turn-on time.

In a SE configuration, the output coupling capacitor,  $C_c$ , is of particular concern. This capacitor discharges through the internal  $10k\Omega$  resistors. Depending on the size of  $C_c$ , the time constant can be relatively large. To reduce transients in SE mode, an external  $1k\Omega$  resistor can be placed in parallel with the internal  $10k\Omega$  resistor. The tradeoff for using this resistor is an increase in quiescent current.

In the most cases, choosing a small value of Ci in the range of  $0.33\mu\text{F}$  to  $1\mu\text{F}$ , Cb being equal to  $0.47\mu\text{F}$  and an external  $1k\Omega$  resistor should be placed in parallel with the internal  $10k\Omega$  resistor should produce a virtually clickless and popless turn-on.

A high gain amplifier intensifies the problem as the small delta in voltage is multiplied by the gain. So it is advantageous to use low-gain configurations.

#### **BTL Amplifier Efficiency**

An easy-to-use equation to calculate efficiency starts out as being equal to the ratio of power from the power supply to the power delivered to the load. The following equations are the basis for calculating amplifier efficiency.

Efficiency = 
$$\frac{P_0}{P_{SUP}}$$
 (7)

Where:

$$P_{O} = \frac{\text{Vorms} \times \text{Vorms}}{R_{L}} = \frac{V_{P} \times V_{P}}{2R_{L}}$$

$$V_{o} rms = \frac{V_{P}}{\sqrt{2}}$$

$$Psup = V_{DD}^{*} I_{DD}^{AVG} = \frac{2V_{P}}{\pi R_{L}}$$
(8)

Copyright © ANPEC Electronics Corp. Rev. A.1 - Aug., 2006



#### **BTL Amplifier Efficiency (Cont.)**

Efficiency of a BTL configuration:

$$\frac{P_{O}}{P_{SUP}} = (\frac{V_{P} \times V_{P}}{2R_{L}}) / (V_{DD} \times \frac{2V_{P}}{\pi R_{L}}) = \frac{\pi V_{P}}{4V_{DD}}$$
(9)

Table 2 calculates efficiencies for four different output power levels. Note that the efficiency of the amplifier is quite low for lower power levels and rises sharply as power to the load is increased resulting in a nearly flat internal power dissipation over the normal operating range. Note that the internal dissipation at full output power is less than in the half power range. Calculating the efficiency for a specific system is the key to proper power supply design. For a stereo 1W audio system with  $8\Omega$  loads and a 5V supply, the maximum draw on the power supply is almost 3W.

Po (W)	Efficiency (%)	I <sub>DD</sub> (A)	V <sub>PP</sub> (V)	P <sub>D</sub> (W)
0.25	31.25	0.16	2.00	0.55
0.50	47.62	0.21	2.83	0.55
1.00	66.67	0.30	4.00	0.5
1.25	78.13	0.32	4.47	0.35

<sup>\*\*</sup>High peak voltages cause the THD to increase.

Table 2. Efficiency Vs Output Power in  $5V/8\Omega$  BTL Systems

A final point to remember about linear amplifiers (either SE or BTL) is how to manipulate the terms in the efficiency equation to utmost advantage when possible. Note that in equation,  $V_{\rm DD}$  is in the dominator. This indicates that as  $V_{\rm DD}$  goes down, efficiency goes up. In other words, use the efficiency analysis to choose the correct supply voltage and speaker impedance for the application.

#### **Power Dissipation**

Whether the power amplifier is operated in BTL or SE modes, power dissipation is a major concern. In equa

tion10 states the maximum power dissipation point for a SE mode operating at a given supply voltage and driving a specified load.

SE mode: 
$$P_{D,MAX} = \frac{V_{DD}}{2\pi R_L}$$
 (10)

In BTL mode operation, the output voltage swing is doubled as in SE mode. Thus the maximum power dissipation point for a BTL mode operating at the same given conditions is 4 times as in SE mode.

BTL mode : 
$$P_{D,MAX} = \frac{4V_{DD}^2}{2\pi^2 R_L}$$
 (11)

Since the APA2035 is a dual channel power amplifier, the maximum internal power dissipation is 2 times that both of equations depending on the mode of operation. Even with this substantial increase in power dissipation, the APA2035 does not require extra heatsink. The power dissipation from equation11, assuming a 5V-power supply and an  $8\Omega$  load, must not be greater than the power dissipation that results from the equation13:

$$P_{D,MAX} = \frac{T_{J,MAX} - T_A}{\theta_{JA}}$$
 (12)

For TSSOP-24 package with and without thermal pad, the thermal resistance ( $\theta_{IA}$ ) is equal to 45°C/W.

Since the maximum junction temperature  $(T_{J,MAX})$  of APA2035 is 150°C and the ambient temperature  $(T_A)$  is defined by the power system design, the maximum power dissipation which the IC package is able to handle can be obtained from equation12. Once the power dissipation is greater than the maximum limit  $(P_{D,MAX})$ , either the supply voltage  $(V_{DD})$  must be decreased, the load impedance  $(R_L)$  must be increased or the ambient temperature should be reduced.

#### **Thermal Pad Considerations**

The thermal pad must be connected to ground. The



#### Thermal Pad Considerations (Cont.)

package with thermal pad of the APA2035 requires special attention on thermal design. If the thermal design issues are not properly addressed, the APA2035  $4\Omega$  will go into thermal shutdown when driving a  $4\Omega$  load.

The thermal pad on the bottom of the APA2035 should be soldered down to a copper pad on the circuit board. Heat can be conducted away from the thermal pad through the copper plane to ambient. If the copper plane is not on the top surface of the circuit board, 8 to 10 vias of 13 mil or smaller in diameter should be used to thermally couple the thermal pad to the bottom plane. For good thermal conduction, the vias must be plated through and solder filled. The copper plane used to conduct heat away from the thermal pad should be as large as practical.

If the ambient temperature is higher than 25°C, a larger copper plane or forced-air cooling will be required to keep the APA2035 junction temperature below the thermal shutdown temperature (150°C).

In higher ambient temperature, higher airflow rate and/ or larger copper area will be required to keep the IC out of thermal shutdown.

#### **Thermal Considerations**

Linear power amplifiers dissipate a significant amount of heat in the package under normal operating conditions.

To calculate maximum ambient temperatures, first consideration is that the numbers from the **Power Dissipation vs. Output Power** graphs (page15) are per channel values, so the dissipation of the IC heat needs to be doubled for two-channel operation. Given  $\theta_{JA}$ , the maximum allowable junction temperature  $(T_{J,MAX})$ , and the total internal dissipation  $(P_D)$ , the maximum ambient temperature can be calculated with

the following equation. The maximum recommended junction temperature for the APA2035 is 150°C. The internal dissipation figures are taken from the **Power Dissipation vs. Output Power** graphs (Page15).

$$T_{A,Max} = T_{J,Max} - \theta_{\vartheta A} P_{D}$$
 (13)


 $150 - 45(0.8*2) = 78^{\circ}C (TSSOP-P24)$ 

The APA2035 is designed with a thermal shutdown protection that turns the device off when the junction temperature surpasses 150°C to prevent damaging the IC.



# **Packaging Information**

TSSOP/TSSOP-P (Reference JEDEC Registration MO-153)



(THERMALLY ENHANCED VARIATIONDS ONLY)


Dim	Millim	neters	Inches			
Dilli	Min.	Max.	Min.	Max.		
А		1.2		0.047		
A1	0.00	0.15	0.000	0.006		
A2	0.80	1.05	0.031	0.041		
b	0.19	0.30	0.007	0.012		
D	6.4 (N=20PIN) 7.7 (N=24PIN) 9.6 (N=28PIN)	6.6 (N=20PIN) 7.9 (N=24PIN) 9.8 (N=28PIN)	0.252 (N=20PIN) 0.303 (N=24PIN) 0.378 (N=28PIN)	0.260 (N=20PIN) 0.311 (N=24PIN) 0.386 (N=28PIN)		
D1	4.7 BSC (	N=20PIN) N=24PIN) N=28PIN)	0.165 BSC (N=20PIN) 0.188 BSC (N=24PIN) 0.150 BSC (N=28PIN)			
е	0.65 BSC		0.026 BSC			
Е	6.40	6.40 BSC		0.252 BSC		
E1	4.30	4.50	0.169	0.177		
E2	3.2 BSC (	3.0 BSC (N=20PIN) 3.2 BSC (N=24PIN) 2.8 BSC (N=28PIN)		0.118 BSC (N=20PIN) 0.127 BSC (N=24PIN) 0.110 BSC (N=28PIN)		
L	0.45	0.75	0.018	0.030		
L1	1.0	REF	0.039REF			
R	0.09		0.004			
R1	0.09		0.004			
S	0.2		0.008			
φ1	0°	8°	0°	8°		
φ2	12°	REF	12° REF			
ф3	12°	12° REF		12° REF		



# **Physical Specifications**

Terminal Material	Solder-Plated Copper (Solder Material : 90/10 or 63/37 SnPb), 100%Sn
Lead Solderability	Meets EIA Specification RSI86-91, ANSI/J-STD-002 Category 3.

# Reflow Condition (IR/Convection or VPR Reflow)



## **Classificatin Reflow Profiles**

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Average ramp-up rate $(T_L \text{ to } T_P)$	3°C/second max.	3°C/second max.
Preheat - Temperature Min (Tsmin) - Temperature Max (Tsmax) - Time (min to max) (ts)	100°C 150°C 60-120 seconds	150°C 200°C 60-180 seconds
Time maintained above: - Temperature (T <sub>L</sub> ) - Time (t <sub>L</sub> )	183°C 60-150 seconds	217°C 60-150 seconds
Peak/Classificatioon Temperature (Tp)	See table 1	See table 2
Time within 5°C of actual Peak Temperature (tp)	10-30 seconds	20-40 seconds
Ramp-down Rate	6°C/second max.	6°C/second max.
Time 25°C to Peak Temperature	6 minutes max.	8 minutes max.

Notes: All temperatures refer to topside of the package .Measured on the body surface.



# Classification Reflow Profiles (Cont.)

Table 1. SnPb Entectic Process – Package Peak Reflow Temperatures

Package Thickness	Volume mm <sup>3</sup> <350	Volume mm <sup>3</sup> <sup>3</sup> 350
<2.5 mm	240 +0/-5°C	225 +0/-5°C
≥2.5 mm	225 +0/-5°C	225 +0/-5°C

Table 2. Pb-free Process – Package Classification Reflow Temperatures


Package Thickness	s Volume mm <sup>3</sup> <350	Volume mm <sup>3</sup> 350-2000	Volume mm³ >2000
<1.6 mm	260 +0°C*	260 +0°C*	260 +0°C*
1.6 mm – 2.5 mm	260 +0°C*	250 +0°C*	245 +0°C*
≥2.5 mm	250 +0°C*	245 +0°C*	245 +0°C*

<sup>\*</sup>Tolerance: The device manufacturer/supplier **shall** assure process compatibility up to and including the stated classification temperature (this means Peak reflow temperature +0°C. For example 260°C+0°C) at the rated MSL level.

# **Reliability Test Program**

Test item	Method	Description
SOLDERABILITY	MIL-STD-883D-2003	245°C, 5 SEC
HOLT	MIL-STD-883D-1005.7	1000 Hrs Bias @125°C
PCT	JESD-22-B,A102	168 Hrs, 100%RH, 121°C
TST	MIL-STD-883D-1011.9	-65°C~150°C, 200 Cycles
ESD	MIL-STD-883D-3015.7	VHBM > 2KV, VMM > 200V
Latch-Up	JESD 78	10ms, 1 <sub>tr</sub> > 100mA


## **Carrier Tape & Reel Dimensions**



ww.DataSheet4



# Carrier Tape & Reel Dimensions (Cont.)



/w.DataSheet4U.com

## **Reel Dimensions**

Application	Α	В	С	J	T1	T2	W	Р	E
	330 ±1	100 ref	13 ±0.5	2 ±0.5	16.4 ±0.2	2 ±0.2	16 ±0.3	12 ±0.1	1.75±0.1
TSSOP- 24	F	D	D1	Po	P1	Ao	Во	Ko	t
	7.5 ±0.1	1.5 +0.1	1.5 min	4.0 ±0.1	2.0 ±0.1	6.9 ±0.1	8.3 ±0.1	1.5 ±0.1	0.3±0.05

(mm)

## **Cover Tape Dimensions**

Application	Carrier Width	Cover Tape Width	Devices Per Reel
TSSOP- 24	16	21.3	2000

#### **Customer Service**

#### **Anpec Electronics Corp.**

Head Office:

No.6, Dusing 1st Road, SBIP, Hsin-Chu, Taiwan, R.O.C. Tel: 886-3-5642000

Fax: 886-3-5642050

Taipei Branch:

7F, No. 137, Lane 235, Pac Chiao Rd., Hsin Tien City, Taipei Hsien, Taiwan, R. O. C.

Tel: 886-2-89191368 Fax: 886-2-89191369