## 750 kHz Boost Controller

## Features

- Output Power Capability Over 5 Watts
- Output Voltage Capability From 3.3V to Over 100V
- 750 kHz Gated Oscillator Switching Frequency
- Adaptable Duty Cycle for Battery or Wide-Input, Voltage-Range Applications
- Input Voltage Range: 2.0 V to 5.5 V
- Capable of SEPIC and Flyback Topologies
- Shutdown Control with $\mathrm{I}_{\mathrm{Q}}<0.1 \mu \mathrm{~A}$ (Typical)
- Low Operating Quiescent Current: $\mathrm{I}_{\mathrm{Q}}=120 \mu \mathrm{~A}$
- Voltage Feedback Tolerance (0.6\%, Typical)
- Popular MSOP-8 Package
- Peak Current Limit Feature
- Two Undervoltage Lockout (UVLO) Options:
- 2.0 V or 2.55 V
- Operating Temperature Range: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$


## Applications

- High-Power Boost Applications
- High-Voltage Bias Supplies
- White LED Drivers and Flashlights
- Local 3.3V to 5.0V Supplies
- Local 3.3V to 12 V Supplies
- Local 5.0V to 12 V Supplies
- LCD Bias Supply


## Description

The MCP1650/51/52/53 is a 750 kHz gated oscillator boost controller packaged in an 8 or 10-pin MSOP package. Developed for high-power, portable applications, the gated oscillator controller can deliver 5 watts of power to the load while consuming only $120 \mu \mathrm{~A}$ of quiescent current at no load. The MCP1650/51/52/53 can operate over a wide input voltage range ( 2.0 V to 5.5 V ) to accommodate multiple primary-cell and singlecell Li-lon battery-powered applications, in addition to $2.8 \mathrm{~V}, 3.3 \mathrm{~V}$ and 5.0 V regulated input voltages.
An internal 750 kHz gated oscillator makes the MCP1650/51/52/53 ideal for space-limited designs. The high switching frequency minimizes the size of the external inductor and capacitor, saving board space and cost. The internal oscillator operates at two different duty cycles depending on the level of the input voltage. By changing duty cycle in this fashion, the peak input current is reduced at high input voltages, reducing output ripple voltage and electrical stress on power train components. When the input voltage is low, the duty cycle changes to a larger value in order to provide full-power capability at a wide input voltage range typical of battery-powered, portable applications.
The MCP1650/51/52/53 was designed to drive external switches directly using internal low-resistance MOSFETs.
Additional features integrated on the MCP1650/51/52/ 53 family include peak input current limit, adjustable output voltage/current, low battery detection and power-good indication.

## Package Types



MCP1650/51/52/53

MCP1650 Block Diagram


## MCP1651/2/3 Block Diagram

MCP1650/51/52/53
MCP1650 - No Features
MCP1651 - Low Battery Detection
MCP1652 - Power Good Indication MCP1653 - Low Battery Detection and PG


## MCP1650/51/52/53

Timing Diagram


## Typical Application Circuits



### 1.0 ELECTRICAL CHARACTERISTICS

## Absolute Maximum Ratings $\dagger$

$V_{\text {IN }}$ TO GND
CS,FB,LBI, $\overline{L B O}, \overline{S H D N}, P G, E X T \ldots . . . . . . . . \mathrm{GND}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\text {IN }}+0.3 \mathrm{~V}$
Current at EXT pin $\pm 1 \mathrm{~A}$
Storage temperature .......................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Operating Junction Temperature ........ $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
ESD protection on all pins .......................... $\geq 4$ kV HBM
$\dagger$ Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

## DC CHARACTERISTICS

Electrical Specifications: Unless otherwise noted, all parameters apply at $\mathrm{V}_{\mathrm{IN}}=+2.7 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \overline{\mathrm{SHDN}}=$ High, $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Typical values apply for $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}+25^{\circ} \mathrm{C}$.

| Parameters | Sym | Min | Typ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Characteristics |  |  |  |  |  |  |
| Supply Voltage | $\mathrm{V}_{\text {IN }}$ | 2.7 | - | 5.5 | V |  |
| Undervoltage Lockout (S Option) | UVLO | 2.4 | 2.55 | 2.7 | V | $\mathrm{V}_{\text {IN }}$ rising edge |
| Under Voltage Lockout (R Option) | UVLO | 1.85 | 2.0 | 2.15 | V | $\mathrm{V}_{\text {IN }}$ rising edge |
| Undervoltage Hysteresis | UVLO ${ }_{\text {HYST }}$ | - | 117 | - | mV |  |
| Shutdown Supply Current | $\mathrm{I}_{\text {SHD }}$ | - | 0.001 | 1 | $\mu \mathrm{A}$ | $\overline{\text { SHDN }}=$ GND |
| Quiescent Supply Current | $\mathrm{I}_{\mathrm{Q}}$ | - | 120 | 220 | $\mu \mathrm{A}$ | EXT = Open |
| Soft Start Time | $\mathrm{T}_{\text {SS }}$ | - | 500 | - | $\mu \mathrm{s}$ |  |
| Feedback Characteristics |  |  |  |  |  |  |
| Feedback Voltage | $V_{F B}$ | 1.18 | 1.22 | 1.26 | V | All conditions |
| Feedback Comparator Hysteresis | $\mathrm{V}_{\mathrm{HYS}}$ | - | 12 | 23 | mV |  |
| Feedback Input Bias Current | $\mathrm{I}_{\text {FBIk }}$ | -50 | - | 50 | nA | $\mathrm{V}_{\mathrm{FB}}<1.3 \mathrm{~V}$ |
| Current Sense Input |  |  |  |  |  |  |
| Current Sense Threshold | $\mathrm{I}_{\text {SNS-TH }}$ | 75 | 114 | 155 | mV |  |
| Delay from Current Sense to Output | $\mathrm{T}_{\text {dly_ISNS }}$ | - | 80 | - | ns |  |
| Ext Drive |  |  |  |  |  |  |
| EXT Driver ON Resistance (High Side) | $\mathrm{R}_{\text {HIGH }}$ | - | 8 | 18 | $\Omega$ |  |
| EXT Driver ON Resistance (Low Side) | R LOW | - | 4 | 12 | $\Omega$ |  |
| Oscillator Characteristics |  |  |  |  |  |  |
| Switching Frequency | $\mathrm{F}_{\text {OSC }}$ | 650 | 750 | 850 | kHz |  |
| Low Duty Cycle Switch-Over Voltage | $\mathrm{V}_{\text {LowDuty }}$ | - | 3.8 | - | V | $\mathrm{V}_{\text {IN }}$ rising edge |
| Duty Cycle Switch Voltage Hysteresis | DC ${ }_{\text {Hyst }}$ | - | 92 | - | mV |  |
| Low Duty Cycle | DC ${ }_{\text {LOW }}$ | 50 | 56 | 62 | \% |  |
| High Duty Cycle | DC ${ }_{\text {HIGH }}$ | 72 | 80 | 88 | \% |  |

## МСР1650/51/52/53

## DC CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise noted, all parameters apply at $\mathrm{V}_{\mathbb{I N}}=+2.7 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{SHDN}=$ High, $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Typical values apply for $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}+25^{\circ} \mathrm{C}$.

| Parameters | Sym | Min | Typ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shutdown Input |  |  |  |  |  |  |
| Logic High Input | $\mathrm{V}_{\text {IN-HIGH }}$ | 50 | - | - | \% of $\mathrm{V}_{\text {IN }}$ |  |
| Logic Low Input | $\mathrm{V}_{\text {IN-Low }}$ | - | - | 15 | $\%$ of $\mathrm{V}_{\text {IN }}$ |  |
| Input Leakage Current | ISHDN | - | 5 | 100 | nA | $\overline{\mathrm{SHDN}}=\mathrm{V}_{\text {IN }}$ |
| Low Battery Detect (MCP1651/MCP1653 Only) |  |  |  |  |  |  |
| Low Battery Threshold | $\mathrm{LBI}_{\text {TH }}$ | 1.18 | 1.22 | 1.26 | V | LBI Input falling (All Conditions) |
| Low Battery Threshold Hysteresis | $\mathrm{LBI}_{\text {THHYS }}$ | 95 | 123 | 145 | mV |  |
| Low Battery Input Leakage Current | ${ }_{\text {LBI }}$ | - | 10 | - | nA | $\mathrm{V}_{\mathrm{LBI}}=2.5 \mathrm{~V}$ |
| Low Battery Output Voltage | $\mathrm{V}_{\overline{\mathrm{LBO}}}$ | - | 53 | 200 | mV | $\mathrm{I}_{\mathrm{LB}} \mathrm{SINK}=3.2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{LBI}}=0 \mathrm{~V}$ |
| Low Battery Output Leakage Current | ${ }_{\text {LBO }}$ | - | 0.01 | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{LBI}}=5.5 \mathrm{~V}, \mathrm{~V}_{\overline{\mathrm{LBO}}}=5.5 \mathrm{~V}$ |
| Time Delay from LBI to LBO | T ${ }_{\text {D_LBO }}$ | - | 70 | - | $\mu \mathrm{s}$ | $\mathrm{L}_{\mathrm{BI}}$ Transitions from $\mathrm{L}_{\mathrm{BITH}}+0.1 \mathrm{~V} \text { to } \mathrm{L}_{\mathrm{BITH}}-0.1 \mathrm{~V}$ |
| Power Good Output (MCP1652/MCP1653 Only) |  |  |  |  |  |  |
| Power Good Threshold Low | $V_{\text {PGTH-L }}$ | -20 | -15 | -10 | \% | Referenced to Feedback Voltage |
| Power Good Threshold High | $\mathrm{V}_{\text {PGTH-H }}$ | +10 | +15 | +20 | \% | Referenced to Feedback Voltage |
| Power Good Threshold Hysteresis | $\mathrm{V}_{\text {PGTH-HYS }}$ | - | 5 | - | \% | Referenced to Feedback Voltage (Both Low and High Thresholds) |
| Power Good Output Voltage | $V_{\overline{\text { PGOUT }}}$ | - | 53 | 200 | mV | $\mathrm{I}_{\mathrm{PG}}$ SINK $=3.2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{FB}}=0 \mathrm{~V}$ |
| Time Delay from $\mathrm{V}_{\mathrm{FB}}$ out of regulation to Power Good Output transition | $\mathrm{T}_{\mathrm{D} \text { _PG }}$ | - | 85 | - | $\mu \mathrm{s}$ | $V_{F B}$ Transitions from <br> $\mathrm{V}_{\mathrm{FBTH}}+0.1 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{FB} \text { 俭 }}-0.1 \mathrm{~V}$ |

## TEMPERATURE SPECIFICATIONS

Electrical Specifications: Unless otherwise noted, all parameters apply at $\mathrm{V}_{\mathrm{IN}}=+2.7 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \overline{\mathrm{SHDN}}=$ High, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Typical values apply for $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.

| Parameters | Sym | Min | Typ | Max | Units | Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| Temperature Ranges |  |  |  |  |  |  |
| Storage Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | -40 | - | +125 | ${ }^{\circ} \mathrm{C}$ |  |
| Operating Junction Temperature <br> Range | $\mathrm{T}_{\mathrm{J}}$ | -40 | - | +125 | ${ }^{\circ} \mathrm{C}$ | Continuous |
| Thermal Package Resistances |  |  |  |  |  |  |
| Thermal Resistance, MSOP-8 | $\theta_{\mathrm{JA}}$ | - | 208 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | Single-Layer SEMI G42-88 <br> Board, Natural Convection |
| Thermal Resistance, MSOP-10 | $\theta_{\mathrm{JA}}$ | - | 113 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 4-Layer JC51-7 Standard Board, <br> Natural Convection |

### 2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=12 \mathrm{~V}, \mathrm{C}_{\text {IN }}=10 \mu \mathrm{~F}$ ( x 5 R or X7R Ceramic), $\mathrm{C}_{\text {OUT }}=10 \mu \mathrm{~F}$ (X5R or X7R), lout $=10 \mathrm{~mA}, \mathrm{~L}=3.3 \mu \mathrm{H}, \mathrm{SHDN}>\mathrm{V}_{\mathrm{IH}}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.


FIGURE 2-1: Input Quiescent Current vs. Input Voltage.


FIGURE 2-2: Input Quiescent Current vs. Ambient Temperature.


FIGURE 2-3: Oscillator Frequency vs. Input Voltage.


FIGURE 2-4: Oscillator Frequency vs. Ambient Temperature.


FIGURE 2-5: Duty Cycle Switch-Over Voltage vs. Ambient Temperature.


FIGURE 2-6: Duty Cycle Switch-Over Hysteresis Voltage vs. Ambient Temperature.

## MCP1650/51/52/53

Note: Unless otherwise indicated, $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}$, VOUT $=12 \mathrm{~V}, \mathrm{C}_{\mathrm{IN}}=10 \mu \mathrm{~F}$ ( x 5 R or X7R Ceramic), $\mathrm{C}_{\text {OUT }}=10 \mu \mathrm{~F}$ (X5R or X7R), $\mathrm{l}_{\text {OUT }}=10 \mathrm{~mA}, \mathrm{~L}=3.3 \mu \mathrm{H}, \overline{\mathrm{SHDN}}>\mathrm{V}_{\mathrm{IH}}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.


FIGURE 2-7: EXT Sink and Source Current vs. Input Voltage.


FIGURE 2-8:
EXT Sink and Source
Current vs. Ambient Temperature.


FIGURE 2-9:
EXT Rise and Fall Times vs.
External Capacitance.


FIGURE 2-10: Feedback Voltage vs. Input Voltage.


FIGURE 2-11: Feedback Voltage
Hysteresis vs. Input Voltage.


FIGURE 2-12: Dynamic Load Response.

Note: Unless otherwise indicated, $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}$, VOUT $=12 \mathrm{~V}, \mathrm{C}_{\mathrm{IN}}=10 \mu \mathrm{~F}$ ( x 5 R or X7R Ceramic), $\mathrm{C}_{\text {OUT }}=10 \mu \mathrm{~F}$ (X5R or X7R), lout $=10 \mathrm{~mA}, \mathrm{~L}=3.3 \mu \mathrm{H}, \overline{\mathrm{SHDN}}>\mathrm{V}_{\mathrm{IH}}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.


FIGURE 2-13: Dynamic Line Response.


FIGURE 2-14: Power-Up Timing (Input Voltage).


FIGURE 2-15: Power-Up Timing
(Shutdown).


FIGURE 2-16: Efficiency vs. Input Voltage.


FIGURE 2-17: Efficiency vs. Load Current.


FIGURE 2-18: Output Voltage vs. Input Voltage (Line Regulation).

## MCP1650/51/52/53

Note: Unless otherwise indicated, $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}$, VOUT $=12 \mathrm{~V}, \mathrm{C}_{\mathrm{IN}}=10 \mu \mathrm{~F}$ ( x 5 R or X7R Ceramic), $\mathrm{C}_{\text {OUT }}=10 \mu \mathrm{~F}$ (X5R or X7R), lout $=10 \mathrm{~mA}, \mathrm{~L}=3.3 \mu \mathrm{H}, \overline{\mathrm{SHDN}}>\mathrm{V}_{\mathrm{IH}}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.


FIGURE 2-19: Output Voltage vs. Output Current (Load Regulation).


FIGURE 2-20: Output Voltage Ripple vs. Input Voltage.


FIGURE 2-21: LBI Threshold Voltage vs. Input Voltage.


FIGURE 2-22: LBI Hysteresis Voltage vs. Input Voltage.


FIGURE 2-23: $\overline{L B O}$ Output Voltage vs. LBO Sink Current.


FIGURE 2-24: $\overline{L B O}$ Output Timing.

Note: Unless otherwise indicated, $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}$, VOUT $=12 \mathrm{~V}, \mathrm{C}_{\mathrm{IN}}=10 \mu \mathrm{~F}$ ( x 5 R or X7R Ceramic), $\mathrm{C}_{\text {OUT }}=10 \mu \mathrm{~F}$ (X5R or X7R), lout $=10 \mathrm{~mA}, \mathrm{~L}=3.3 \mu \mathrm{H}, \overline{\mathrm{SHDN}}>\mathrm{V}_{\mathrm{IH}}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.


FIGURE 2-25: PG Threshold and Hysteresis Percentage vs. Input Voltage.


FIGURE 2-26: PG Output Voltage vs. Sink Current.


FIGURE 2-27: PG Timing.


FIGURE 2-28: Current Sense Threshold vs. Input Voltage.


FIGURE 2-29: $\quad V_{E X T}$ High Output Voltage vs. Input Voltage.


FIGURE 2-30: $\quad V_{E X T}$ Low Output Voltage vs. Input Voltage.

### 3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

## TABLE 3-1: PIN FUNCTION TABLE

| Pin No. <br> MCP1650 | Pin No. <br> MCP1651 | Pin No. <br> MCP1652 | Pin No. <br> MCP1653 | Symbol | Function |
| :---: | :---: | :---: | :---: | :---: | :--- |
| 1 | 1 | 1 | 1 | EXT | External Gate Drive |
| 2 | 2 | 2 | 2 | GND | Ground |
| 3 | 3 | 3 | 3 | CS | Current Sense |
| 4 | 4 | 4 | 4 | FB | Feedback Input |
| 5 | 5 | 5 | 6 | $\overline{\text { SHDN }}$ | Shutdown |
| - | 6 | - | 7 | LBI | Low Battery Input |
| - | 7 | - | 8 | $\overline{\text { LBO }}$ | Low Battery Output |
| - | - | 7 | 9 | PG | Power Good Output |
| 8 | 8 | 8 | 10 | VIN | Input Voltage |

### 3.1 External Gate Drive (EXT)

EXT is the output pin that drives the external N -channel MOSFET on and off during boost operation. EXT is equal to GND for $\overline{\text { SHDN }}$ or UVLO conditions.

### 3.2 Circuit Ground (GND)

Connect the GND pin to circuit ground. See layout guidelines for suggested grounding physical layout.

### 3.3 Current Sense (CS)

Input peak current is sensed on CS through the external current sense resistor. When the sensed current is converted to a voltage, the current sense threshold is 122 mV below $\mathrm{V}_{\text {IN }}$ typical. If that threshold is exceeded, the pulse is terminated asynchronously.

### 3.4 Feedback Input (FB)

Connect output voltage of boost converter through external resistor divider to the FB pin for voltage regulation. The nominal voltage that is compared to this input for pulse termination is 1.22 V .

### 3.5 Shutdown Input ( $\overline{\text { SHDN }}$ )

The $\overline{\text { SHDN }}$ input is used to turn the boost converter on and off. For normal operation, tie this pin high or to $\mathrm{V}_{\mathrm{IN}}$. To turn off the device, tie this pin to low or ground.

### 3.6 Low Battery Input (LBI)

LBI is the input pin for the low battery comparator. When the voltage on this pin falls below the nominal 1.22 V threshold setting, the $\overline{\mathrm{LBO}}$ (Low Battery Output) open-drain is active-low.

### 3.7 Low Battery Output (LBO)

$\overline{\mathrm{LBO}}$ is an active-low, open-drain output capable of sinking 10 mA when the LBI pin is below the threshold voltage. $\overline{\text { LBO }}$ is high-impedance during $\overline{\text { SHDN }}$ or UVLO conditions.

### 3.8 Power Good (PG)

PG is an active-high, open-drain output capable of sinking 10 mA when the FB input pin is $15 \%$ below its typical value or more than $15 \%$ above its typical value, indicating that the output voltage is out of regulation. PG is high impedance during $\overline{\text { SHDN }}$ or UVLO condition.

### 3.9 Input Voltage ( $\mathrm{V}_{\mathrm{IN}}$ )

$\mathrm{V}_{\text {IN }}$ is an input supply pin. Tie 2.7 V to 5.5 V input power source.

### 4.0 DETAILED DESCRIPTION

### 4.1 Device Overview

The MCP1650/51/52/53 is a gated oscillator boost controller. By adding an external N-channel MOSFET, schottky diode and boost inductor, high-output power applications can be achieved. The 750 kHz hysteretic gated oscillator architecture enables the use of small, low-cost external components. By using a hysteretic approach, no compensation components are necessary for the stability of the regulator output.
Output voltage regulation is accomplished by comparing the output voltage (sensed through an external resistor divider) to a reference internal to the MCP1650/51/52/53. When the sensed output voltage is below the reference, the EXT pin pulses the external N -channel MOSFET on and off at the 750 kHz gated oscillator frequency. Energy is stored in the boost inductor when the external N -channel MOSFET is on and is delivered to the load through the external Schottky diode when the MOSFET is turned off. Several pulses may be required to deliver enough energy to pump the output voltage above the upper hysteretic limit. Once above the hysteretic limit, the internal oscillator is no longer gated to the EXT pin and no energy is transferred from input to output.
The peak current in the MOSFET is sensed to limit its maximum value. As with all boost topology converters, even though the MOSFET is turned off, there is still a DC path through the boost inductor and diode to the load. Additional protection circuity, such as fuses, are recommended for short circuit protection.

### 4.2 Input Voltage

The range of input voltage for the MCP1650/51/52/53 family of devices is specified from 2.7 V to 5.5 V . For the S-option devices, the undervoltage lockout (UVLO) feature will turn the boost controller off once the input voltage falls below 2.55 V , typical. For the R-option devices, the UVLO is set to 2.0 V . The R-option devices are recommended for use when "bootstrapping" the output voltage back to the input. The input of the MCP1650/51/52/53 device is supplied by the output voltage during boost operation. This can be used to derive output voltages from input voltages that start up at approximately 2 V (2-cell alkaline batteries).

### 4.3 Fixed Duty Cycle

The MCP1650/51/52/53 family utilizes a unique twostep maximum duty cycle architecture to minimize input peak current and improve output ripple voltage for wide input voltage operating ranges. When the input voltage is below 3.8 V , the duty cycle is typically $80 \%$. For input voltages above 3.8 V , the duty cycle is typically $56 \%$. By decreasing the duty cycle at higher input voltages, the input peak current is reduced. For low input voltages, a longer duty cycle stores more energy during the ontime of the boost MOSFET. For applications that span the 3.8 V input range, the inductor value should be selected to meet not only the minimum input voltage at $80 \%$ duty cycle, but 3.8 V at $56 \%$ duty cycle as well. Refer to Section 5.0 "Application Circuits/Issues" for more information about selecting inductor values.

### 4.4 Shutdown Input Operation

The $\overline{\text { SHDN }}$ pin is used to turn the MCP1650/51/52/53 on and off. When the $\overline{\text { SHDN }}$ pin is tied low, the MCP1650/51/52/53 is off. When tied high, the MCP1650/51/52/53 will be enabled and begin boost operation as long as the input voltage is not below the UVLO threshold.

### 4.5 Soft-Start Operation

When power is first applied to the MCP1650/51/52/53, the internal reference initialization is controlled to slow down the start-up of the boost output voltage. This is done to reduce high inrush current required from the source. High inrush currents can cause the source voltage to drop suddenly and trip the UVLO threshold, shutting down the converter prior to it reaching steadystate operation.

### 4.6 Gated Oscillator Architecture

A 750 kHz internal oscillator is used as the base frequency of the MCP1650/51/52/53. The oscillator duty cycle is typically $80 \%$ when the input voltage is below a nominal value of 3.8 V , and $56 \%$ when the input voltage is above a nominal value of 3.8 V . Two duty cycles are provided to reduce the peak inductor current in applications where the input voltage varies over a wide range. High-peak inductor current results in undesirable high-output ripple voltages. For applications that have input voltage that cross this 3.8 V boundary, both duty cycle conditions need to be examined to determine which one has the least amount of energy storage. Refer to Section 5.0 "Application Circuits/Issues" for more information about design considerations.

### 4.7 FB Pin

The output voltage is fed back through a resistor divider to the FB pin. It is then compared to an internal 1.22 V reference. When the divided-down output is below the internal reference, the internal oscillator is gated on and the EXT pin pulses the external N -channel MOSFET on and off to transfer energy from the source to the load at 750 kHz . This will cause the output voltage to rise until it is above the 1.22 V threshold, thereby gating the internal oscillator off. Hysteresis is provided within the comparator and is typically 12 mV . The rate at which the oscillator is gated on and off is determined by the input voltage, load current, hysteresis voltage and inductance. The output ripple voltage will vary depending on the input voltage, load current, hysteresis voltage and inductance.

### 4.8 PWM Latch

The gated oscillator is self-latched to prevent double and sporadic pulsing. The reset into the latch is asynchronous and can terminate the pulse during the ontime of the duty cycle. The reset can be accomplished by the feedback voltage comparator or the current limit comparator.

### 4.9 Peak Inductor Current

The external switch peak current is sensed on the CS pin across an optional external current sense resistor. If the CS pin falls more than 122 mV (typical) below $\mathrm{V}_{\mathrm{IN}}$, the current limit comparator is set and the pulse is terminated. This prevents the current from getting too high and damaging the N-channel MOSFET. In the event of a short circuit, the switch current will be low due to the current limit. However, there is a DC path from the input through the inductor and external diode. This is true for all boost-derived topologies and additional protection circuitry is necessary to prevent catastrophic damage.

### 4.10 EXT Output Driver

The EXT output pin is designed to directly drive external N -channel MOSFETs and is capable of sourcing 400 mA (typical) and sinking 800 mA (typical) for fast on and off transitions. The top side of the EXT driver is connected directly to $\mathrm{V}_{\mathbb{I N}}$, while the low side of the driver is tied to GND, providing rail-to-rail drive capability. Design flexibility is added by connecting an external resistor in series with the N -channel MOSFET to control the speed of the turn on and off. By slowing the transition speed down, there will be less highfrequency noise. Speeding the transition up produces higher efficiency.

### 4.11 Low Battery Detect

The Low-Battery Detect (MCP1651 and MCP1653 only) feature can be used to determine when the LBI input voltage has fallen below a predetermined threshold. The low-battery detect comparator continuously monitors the voltage on the LBI pin. When the voltage on the LBI pin is above the $1.22 \mathrm{~V}+123 \mathrm{mV}$ hysteresis, the $\overline{\mathrm{LBO}}$ pin will be high-impedance (opendrain). When in the high-impedance state, the leakage current into the $\overline{\mathrm{LBO}}$ pin is typically less than $0.1 \mu \mathrm{~A}$. As the voltage on the LBI pin decreases and is lower than the 1.22 V typical threshold, the $\overline{\mathrm{LBO}}$ pin will transition to a low state and is capable of sinking up to 10 mA . 123 mV of hysteresis is provided to prevent chattering of the $\overline{\mathrm{LBO}}$ pin as a result of battery input impedance and boost input current.

### 4.12 Power Good Output

The Power Good Output feature (MCP1652 and MCP1653 only) monitors the divided-down voltage feedback into the FB pin. When the output voltage falls more than 15\% (typical) below the regulated set point, the power good (PG) output pin will transition from a high-impedance state (open-drain) to a low state capable of sinking 10 mA . If the output voltage rises more than $15 \%$ (typical) above the regulated set point, the PG output pin will transition from high to low.

### 4.13 Device Protection

### 4.13.1 OVERCURRENT LIMIT

The Current Sense (CS) input pin is used to sense the peak input current of the boost converter. This can be used to limit how high the peak inductor current can reach. The current sense feature is optional and can be bypassed by connecting the $\mathrm{V}_{\mathrm{IN}}$ input pin to the CS input pin. Because of the path from input through the boost inductor and boost diode to output, the boost topology cannot support a short circuit without additional circuitry. This is typical of all boost regulators.

### 5.0 APPLICATION CIRCUITS/ ISSUES

### 5.1 Typical Applications

The MCP1650/51/52/53 boost controller can be used in several different configurations and in many different applications. For applications that require minimum space, low cost and high efficiency, the MCP1650/51/ $52 / 53$ product family is a good choice. It can be used in boost, buck-boost, Single-Ended Primary Inductive Converters (SEPIC), as well as in flyback converter topologies.

### 5.1.1 NON-BOOTSTRAP BOOST APPLICATIONS

Non-bootstrap applications are typically used when the output voltage is boosted to a voltage that is higher than the rated voltage of the MCP1650/51/52/53. For non-bootstrap applications, the input voltage is connected to the boost inductor through the optional current sense resistor and the $\mathrm{V}_{\mathrm{IN}}$ pin of the MCP1650/ $51 / 52 / 53$. For this type of application, the S-option devices (UVLO at 2.55 V , typical) should be used. The gated oscillator duty cycle will be dependant on the value of the voltage on $\mathrm{V}_{\mathrm{IN}}$. If $\mathrm{V}_{\mathrm{IN}}>3.8 \mathrm{~V}$, the duty cycle will be $56 \%$. If $\mathrm{V}_{\mathrm{IN}}<3.8 \mathrm{~V}$, the duty cycle will be $80 \%$.
In non-bootstrap applications, output voltages of over 100 V can be generated. Even though the MCP1650/ $51 / 52 / 53$ device is not connected to the high boost output voltage, the drain of the external MOSFET and reverse voltage of the external Schottky diode are connected. The output voltage capacitor must also be rated for the output voltage.


FIGURE 5-1: $\quad$ Typical Non-Bootstrap Application Circuit (MCP1650/51/52/53).

### 5.1.2 BOOTSTRAP BOOST APPLICATIONS

For bootstrap configurations, the higher-regulated boost output voltage is used to power the MCP1650/ $51 / 52 / 53$. This provides a constant higher voltage used to drive the external MOSFET. The R-option devices (UVLO $<2.0 \mathrm{~V}$ ) can be used for applications that need
to start up with the input voltage below 2.7 V . For this type of application, the MCP1650/51/52/53 will start off of the lower 2.0 V input and begin to boost the output up to its regulated value. As the output rises, so does the input voltage of the MCP1650/51/52/53. This provides a solution for 2 -cell alkaline inputs for output voltages that are less than 6 V .


FIGURE 5-2: Bootstrap Application Circuit MCP1650/51/52/53.

### 5.1.3 SEPIC CONVERTER APPLICATIONS

In many applications, the input voltage can vary above and below the regulated output voltage. A standard boost converter cannot be used when the output voltage is below the input voltage. In this case, the MCP1650/51/52/53 can be used as a SEPIC controller. A SEPIC requires 2 inductors or a single coupled inductor, in addition to an AC coupling capacitor. As
with the previous boost-converter applications, the SEPIC converter can be used in either a bootstrap or non-bootstrap configuration. The SEPIC converter can be a very popular topology for driving high-power LEDs. For many LEDs, the forward voltage drop is approximately 3.6 V , which is between the maximum and minimum voltage range of a single-cell Li-lon battery, as well as 3 alkaline or nickel metal batteries.


FIGURE 5-3: $\quad$ SEPIC Converter Application Circuit MCP1650/51/52/53.

### 5.2 Design Considerations

When developing switching power converter circuits, there are numerous things to consider and the MCP1650/51/52/53 family is no exception. The gated oscillator architecture does provide a simple control approach so that stabilizing the regulator output is an easier task than that of a fixed-frequency regulator.
The MCP1650/51/52/53 controller utilizes an external switch and diode allowing for a very wide range of conversion (high voltage gain and/or high current gain).
There are practical, as well as power-conversion, topology limitations. The MCP1650/51/52/53 gated oscillator hysteretic mode converter has similar limitations, as do fixed-frequency boost converters.

### 5.2.1 DESIGN EXAMPLE

$$
\begin{aligned}
\text { Input Voltage } & =2.8 \mathrm{~V} \text { to } 4.2 \mathrm{~V} \\
\text { Output Voltage } & =12 \mathrm{~V} \\
\text { Output Current } & =100 \mathrm{~mA} \\
\text { Oscillator Frequency } & =750 \mathrm{kHz} \\
\text { Duty cycle } & =80 \% \text { for } \mathrm{V}_{\mathbb{N}}<3.8 \mathrm{~V} \\
\text { Duty cycle } & =56 \% \text { for } \mathrm{V}_{\mathbb{I N}}>3.8 \mathrm{~V}
\end{aligned}
$$

Setting the output voltage:

$$
R_{T O P}=R_{B O T} \times\left(\left(\frac{V_{O U T}}{V_{F B}}\right)-1\right)
$$

Where:
$R_{\text {TOP }}=$ Top Resistor Value
$R_{B O T}=$ Bottom Resistor Value
By adjusting the external resistor divider, the output voltage of the boost converter can be set to the desired value. Due to the RC delay caused by the resistor divider and the device input capacitance, resistor values greater than $100 \mathrm{k} \Omega$ are not recommended. The feedback voltage is typically 1.22 V .
For this example:

$$
\begin{aligned}
\mathrm{R}_{\mathrm{BOT}} & =10 \mathrm{k} \Omega \\
\mathrm{~V}_{\text {OUT }} & =12 \mathrm{~V} \\
\mathrm{~V}_{\mathrm{FB}} & =1.22 \mathrm{~V} \\
\mathrm{R}_{\mathrm{TOP}} & =88.4 \mathrm{k} \Omega
\end{aligned}
$$

$90.9 \mathrm{~K} \Omega$ was selected as the closest standard value.

### 5.2.1.1 Calculations

$$
P_{\text {OUT }}=V_{\text {OUT }} \times I_{\text {OUT }}
$$

Where:
$P_{\text {OUT }}=12 \mathrm{~V} \times 100 \mathrm{~mA}$
$P_{\text {OUT }}=1.2$ Watts

$$
P_{I N}=P_{\text {OUT }} /(\text { Efficiency })
$$

Where:

$$
\begin{aligned}
P_{I N}= & 1.2 \mathrm{~W} / 80 \% \\
& (80 \% \text { is a good efficiency estimate }) \\
P_{I N}= & 1.5 \mathrm{Watts}
\end{aligned}
$$

For gated oscillator hysteretic designs, the switching frequency is not constant and will gate several pulses to raise the output voltage. Once the upper hysteresis threshold is reached, the gated pulses stop and the output will coast down at a rate determined by the output capacitor and the load. Using the gated oscillator switching frequency and duty cycle, it is possible to determine what the maximum boost ratio is for continuous inductor current operation.

$$
V_{O U T}=\left(\frac{1}{1-D}\right) \times V_{I N}
$$

This relationship assumes that the output load current is significant and the boost converter is operating in Continuous Inductor Current mode. If the load is very light or a small boost inductance is used, higher boost ratio's can be achieved.
Calculate at minimum $\mathrm{V}_{\mathrm{IN}}$ :

$$
V_{\text {OUTMAX }}=\left(\frac{1}{1-0.8}\right) \times 2.8
$$

The ideal maximum output voltage is 14 V . The actual measured result will be less due to the forward voltage drop in the boost diode, as well as other circuit losses.
For applications where the input voltage is above and below 3.8 V , another point must be checked to determine the maximum boost ratio. At 3.8 V , the duty cycle changes from $80 \%$ to $56 \%$ to minimize the peak current in the inductor.

$$
V_{\text {OUTMAX }}=\left(\frac{1}{1-0.56}\right) \times 3.8
$$

For this case, $\mathrm{V}_{\text {OUtMAX }}=8.63 \mathrm{~V}$ less than the required 12 V output specified. The size of the inductor has to decrease in order to operate the boost regulator in Discontinuous Inductor Current mode.

To determine the maximum inductance for Discontinuous Operating mode, multiply the energy going into the inductor every switching cycle by the number of cycles per second (switching frequency). This number must be greater than the maximum input power.
The equation for the energy flowing into the inductor is given below. The input power to the system is equal to energy times time.

$$
\text { Energy }=\frac{1}{2} \times L \times I_{P K}^{2}
$$

The inductor peak current is calculated using the equation below:

$$
I_{P K}=\frac{V_{I N}}{L} \times T_{O N}
$$

Using a typical inductance of $3.3 \mu \mathrm{H}$, the peak current in the inductor is calculated below:

$$
\begin{aligned}
\mathrm{F}_{\mathrm{SW}} & =750 \mathrm{kHz} \\
\mathrm{~T}_{\mathrm{ON}} & =\left(1 / \mathrm{F}_{\mathrm{SW}} * \text { Duty Cycle }\right) \\
\mathrm{I}_{\mathrm{PK}}(2.8 \mathrm{~V}) & =905 \mathrm{~mA} \\
\text { Energy }(2.8 \mathrm{~V}) & =1.35 \mu \text {-Joules } \\
\text { Power }(2.8 \mathrm{~V}) & =1.01 \mathrm{Watts}
\end{aligned}
$$

At 3.8 V and below, the converter can boost to 14 V while operating in the Continuous mode.

$$
\begin{aligned}
\mathrm{I}_{\mathrm{PK}}(3.8 \mathrm{~V}) & =860 \mathrm{~mA} \\
\text { Energy at } 3.8 \mathrm{~V} & =1.22 \mu \text {-Joules } \\
\text { Power } & =0.914 \text { Watts }
\end{aligned}
$$

For this example, a $3.3 \mu \mathrm{H}$ inductor is too large, a $2.2 \mu \mathrm{H}$ inductor is selected.

$$
\begin{aligned}
\mathrm{F}_{\mathrm{SW}} & =750 \mathrm{kHz} \\
\mathrm{~T}_{\mathrm{ON}} & =\left(1 / \mathrm{F}_{\mathrm{SW}} * \text { Duty Cycle }\right) \\
\mathrm{I}_{\mathrm{PK}}(2.8 \mathrm{~V}) & =1.36 \mathrm{~A} \\
\text { Energy }(2.8 \mathrm{~V}) & =2.02 \mu \text {-Joules } \\
\text { Power }(2.8 \mathrm{~V}) & =1.52 \mathrm{Watts} \\
\mathrm{I}_{\mathrm{PK}}(3.8 \mathrm{~V}) & =1.29 \mathrm{~A} \\
\text { Energy at } 3.8 \mathrm{~V} & =1.83 \mu \text {-Joules } \\
\text { Power } & =1.4 \mathrm{Watts}
\end{aligned}
$$

As the inductance is lowered, the peak current drawn from the input at all loads is increased. The best choice of inductance for high boost ratios is the maximum inductance value necessary while maintaining discontinuous operation.
For lower boost-ratio applications (3.3V to 5.0 V ), a $3.3 \mu \mathrm{H}$ inductor or larger is recommended. In these cases, the inductor operates in Continuous Current mode.

### 5.2.2 MOSFET SELECTION

There are a couple of key consideration's when selecting the proper MOSFET for the boost design. A low $R_{\text {DSON }}$ logic-level $N$-channel MOSFET is recommended.

### 5.2.2.1 MOSFET Selection Process.

1. Voltage Rating - The MOSFET drain-to-source voltage must be rated for a minimum of $\mathrm{V}_{\text {OUT }}+$ $V_{F D}$ of the external boost diode. For example, in the 12 V output converter, a MOSFET drain-tosource voltage rating of $12 \mathrm{~V}+0.5 \mathrm{~V}$ is necessary. Typically, a 20 V part can be used for 12 V outputs.
2. Logic-Level $R_{\text {DSON }}$ - The MOSFET carries significant current during the boost cycle on time. During this time, the peak current in the MOSFET can get quite high. In this example, a SOT-23 MOSFET was used with the following ratings:
IRLM2502 N-channel MOSFET
$V_{B D S}=20 \mathrm{~V}$ (Drain Source Breakdown Voltage)
$R_{\mathrm{DSON}}=50$ milli-ohms $\left(\mathrm{V}_{\mathrm{GS}}=2.5 \mathrm{~V}\right)$
$R_{\text {DSON }}=35$ milli-ohms $\left(\mathrm{V}_{\mathrm{GS}}=5.0 \mathrm{~V}\right)$
$Q_{G}=$ Total Gate Charge $=8 \mathrm{nC}$
$\mathrm{V}_{\mathrm{GS}}=0.6 \mathrm{~V}$ to 1.2 V (Gate Source Threshold Voltage)
Selecting MOSFETs with lower $R_{\text {DSON }}$ is not always better or more efficient. Lower $R_{\text {DSON }}$ typically results in higher total gate charge and input capacitance, slowing the transition time of the MOSFET and resulting in increased switching losses.

### 5.2.3 DIODE SELECTION

The external boost diode also switches on and off at the switching frequency and requires very fast turn-on and turn-off times. For most applications, Schottky diodes are recommended. The voltage rating of the Schottky diode must be rated for maximum boost output voltage. For example, 12 V output boost converter, the diode should be rated for 12 V plus margin. A 20 V or 30 V Schottky diode is recommended for a 12 V output application. Schottky diodes also have low forward-drop characteristics, another desired feature for switching power supply applications.

### 5.2.4 INPUT/OUTPUT CAPACITOR SELECTION

There are no special requirements on the input or output capacitor. For most applications, ceramic capacitors or low effective series resistance (ESR) tantalum capacitors will provide lower output ripple voltage than aluminum electrolytic. Care must be taken not to exceed the manufacturer's rated voltage or ripple current specifications. Low-value capacitors are desired because of cost and size, but typically result in higher output ripple voltage.
The input capacitor size is dependant on the source impedance of the application. The hysteretic architecture of the MCP1650/51/52/53 boost converter can draw relatively high input current peaks at certain line and load conditions. Small input capacitors can produce a large ripple voltage at the input of the converter, resulting in unsatisfactory performance.
The output capacitor plays a very important role in the performance of the hysteretic gated oscillator converter. In some cases, using ceramic capacitors can result in higher output ripple voltage. This is a result of the low ESR that ceramic capacitors exhibit. As shown in the application schematics, 100 milli-ohms of ESR in series with the ceramic capacitor will actually reduce the output ripple voltage and peak input currents for some applications. The selection of the capacitor and ESR will largely determine the output ripple voltage.

### 5.2.5 LOW BATTERY DETECTION

For low battery detection, the MCP1651 or MCP1653 device should be used. The low-battery detect feature compares the low battery input (LBI) pin to the internal 1.22 V reference. If the LBI input is below the LBI threshold voltage, the low battery output ( $\overline{\mathrm{LBO}})$ pin will sink current (up to 10 mA ) through the internal opendrain MOSFET. If the LBI input voltage is above the LBI threshold, the $\overline{\text { LBO }}$ output pin will be open or high impedance.

### 5.2.6 POWER GOOD OUTPUT

For power good detection, the MCP1652 or MCP1653 device is ideal. The power good feature compares the voltage on FB pin to the internal reference ( $\pm 15 \%$ ). If the FB pin is more than $15 \%$ above or below the power good threshold, the PG output will sink current through the internal open-drain MOSFET. If the output of the regulator is within $\pm 15 \%$ of the output voltage, the PG pin will be open or high-impedance.

### 5.2.7 EXTERNAL COMPONENT MANUFACTURES

## Inductors:

| Sumida ${ }^{\circledR}$ | http://www.sumida.com/ |
| :--- | :--- |
| Corporation |  |
| Coilcraft ${ }^{\circledR}$ | http://www.coilcraft.com |
| BH Electronics ${ }^{\circledR}$ | http://www.bhelectronics.com |
| Pulse | http://www.pulseeng.com/ |
| Engineering ${ }^{\circledR}$ |  |
| Coiltronics $^{\circledR}$ | http://www.cooperet.com/ |

## Capacitors

| MuRata ${ }^{\circledR}$ | http://www.murata.com/ |
| :--- | :--- |
| Kemet ${ }^{\circledR}$ | $\mathrm{http}: / / \mathrm{www}$. kemet.com/ |
| Taiyo-Yuden | $\mathrm{http}: / / \mathrm{www}$. taiyo-yuden.com/ |
| AVX $^{\circledR}$ | $\mathrm{http}: / /$ www.avx.com/ |

## MOSFETs and Diodes:

International http://www.irf.com/
Rectifier
Vishay ${ }^{\circledR} /$ Siliconix
http://www.vishay.com/company/brands/siliconix/
ON
Semiconductor ${ }^{\circledR}$
Fairchild
Semiconductor ${ }^{\circledR}$

### 6.0 TYPICAL LAYOUT



FIGURE 6-1: MCP1650/51/52/53 Application Schematic.

When designing the physical layout for the MCP1650/ $51 / 52 / 53$, the highest priority should be placing the boost power train components in order to minimize the size of the high current paths. It is also important to provide ground-path separation between the large-signal power train ground and the small signal feedback path and feature grounds. In some cases, additional filtering on the $\mathrm{V}_{\text {IN }}$ pin is helpful to minimize MCP1650/51/52/53 input noise.
In this layout example, the critical power train paths are from input to output, $+\mathrm{V}_{\text {IN }}-1$ to $\mathrm{F}_{1}$ to $\mathrm{C}_{2}$ to $\mathrm{L}_{1}$ to $\mathrm{Q}_{1}$ to GND. Current will flow in this path when the switch $\left(Q_{1}\right)$ is turned on. When $Q_{1}$ is turned off, the path for current flow will quickly change to $+V_{I N}-1$ to $F_{1}$ to $L_{1}$ to $D_{1}$ to $\mathrm{C}_{1}$ to R 4 to GND. When starting the layout for this application, both of these power train paths should be as short as possible. The $C_{2}, Q_{1}$ and $R_{4}$ GND connections should all be connected to a single "Power Ground" plane to minimize any wiring inductance.
Bold traces are used to represent high-current connections and should be made as wide as is practical.
$R_{1}$ and $C_{3}$ is an optional filter that reduces the switching noise on the $\mathrm{V}_{\text {IN }}$ pin of the MCP1650/51/52/ 53. This should be considered for high-power applications (> 1W) and bootstrap applications where $\mathrm{V}_{\text {IN }}$ of the MCP1650/51/52/53 is supplied by the output voltage of the boost regulator.

The feedback resistor divider that sets the output voltage should be considered sensitive and be routed away from the power-switching components discussed previously.
As shown in the diagram, $R_{6}, R_{8}$ and the GND pin of the MCP1650/51/52/53 should be returned to an analog ground plane.
The analog ground plane and power ground plane should be connected at a single point close to the input capacitor $\left(\mathrm{C}_{2}\right)$.

Figure 6-2 represents the top wiring for the MCP1650/ 51/52/53 application shown.
As shown in Figure 6-2, the high-current wiring is short and wide. In this example, a 1 oz . copper layer is used for both the top and bottom layers. The ground plane connected to C2 and R4 are connected through the vias (holes) connecting the top and bottom layer. The feedback signal (from TP2) is wired from the output of the regulator around the high current switching section to the feedback voltage divider and to the FB pin of the MCP1650/51/52/53.


FIGURE 6-2: Top Layer Wiring.

Figure 6-3 represents the bottom wiring for the MCP1650/51/52/53 application shown.
Silk-screen reference designator labels are transparent from the top of the board. The analog ground plane and power ground plane are connected near the ground connection of the input capacitor $\left(\mathrm{C}_{2}\right)$. This prevents high-power, ground-circulating currents from flowing through the analog ground plane.


FIGURE 6-3: Bottom Layer Wiring.

### 7.0 PACKAGING INFORMATION

### 7.1 Package Marking Information

8-Lead MSOP (MCP1650, MCP1651, MCP1652)


10-Lead MSOP (MCP1653)


Legend: XX...X Customer specific information*
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01’)
NNN Alphanumeric traceability code
Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

* Standard marking consists of Microchip part number, year code, week code, and traceability code.


## 8-Lead Plastic Micro Small Outline Package (UA) (MSOP)



| Units |  | INCHES |  |  | MILLIMETERS* |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n |  | 8 |  |  | 8 |  |
| Pitch | p | . 026 BSC |  |  | 0.65 BSC |  |  |
| Overall Height | A | - | - | . 043 | - | - | 1.10 |
| Molded Package Thickness | A2 | . 030 | . 033 | . 037 | 0.75 | 0.85 | 0.95 |
| Standoff | A1 | . 000 | - | . 006 | 0.00 | - | 0.15 |
| Overall Width | E | . 193 TYP. |  |  | 4.90 BSC |  |  |
| Molded Package Width | E1 | . 118 BSC |  |  | 3.00 BSC |  |  |
| Overall Length | D | .118 BSC |  |  | 3.00 BSC |  |  |
| Foot Length | L | . 016 | . 024 | . 031 | 0.40 | 0.60 | 0.80 |
| Footprint (Reference) | F | . 037 REF |  |  | 0.95 REF |  |  |
| Foot Angle | $\phi$ | $0^{\circ}$ | - | $8^{\circ}$ | $0^{\circ}$ | - | $8^{\circ}$ |
| Lead Thickness | c | . 003 | . 006 | . 009 | 0.08 | - | 0.23 |
| Lead Width | B | . 009 | . 012 | . 016 | 0.22 | - | 0.40 |
| Mold Draft Angle Top | $\alpha$ | $5^{\circ}$ | - | $15^{\circ}$ | $5^{\circ}$ | - | $15^{\circ}$ |
| Mold Draft Angle Bottom | $\beta$ | $5^{\circ}$ | - | $15^{\circ}$ | $5^{\circ}$ | - | $15^{\circ}$ |

*Controlling Parameter

## Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010 " ( 0.254 mm ) per side.
JEDEC Equivalent: MO-187
Drawing No. C04-111

10-Lead Plastic Micro Small Outline Package (UN) (MSOP)


| Units |  | INCHES |  |  | MILLIMETERS* |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n |  | 10 |  |  | 10 |  |
| Pitch | p | . 020 TYP |  |  | 0.50 TYP. |  |  |
| Overall Height | A | - | - | . 043 | - | - | 1.10 |
| Molded Package Thickness | A2 | . 030 | . 033 | . 037 | 0.75 | 0.85 | 0.95 |
| Standoff | A1 | . 000 | - | . 006 | 0.00 | - | 0.15 |
| Overall Width | E | . 193 BSC |  |  | 4.90 BSC |  |  |
| Molded Package Width | E1 | . 118 BSC |  |  | 3.00 BSC |  |  |
| Overall Length | D | . 118 BSC |  |  | 3.00 BSC |  |  |
| Foot Length | L | . 016 | . 024 | . 031 | 0.40 | 0.60 | 0.80 |
| Footprint | F | . 037 REF |  |  | 0.95 REF |  |  |
| Foot Angle | $\phi$ | $0^{\circ}$ | - | $8^{\circ}$ | $0^{\circ}$ | - | $8^{\circ}$ |
| Lead Thickness | c | . 003 | - | . 009 | 0.08 | - | 0.23 |
| Lead Width | B | . 006 | . 009 | . 012 | 0.15 | 0.23 | 0.30 |
| Mold Draft Angle Top | $\alpha$ | $5^{\circ}$ | - | $15^{\circ}$ | $5^{\circ}$ | - | $15^{\circ}$ |
| Mold Draft Angle Bottom | $\beta$ | $5^{\circ}$ | - | $15^{\circ}$ | $5^{\circ}$ | - | $15^{\circ}$ |

*Controlling Parameter
Notes:
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010 " ( 0.254 mm ) per side.

JEDEC Equivalent: MO-187
Drawing No. C04-021

## PRODUCT IDENTIFICATION SYSTEM



## Sales and Support

## Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office
2. $\quad$ The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature \#) you are using.
Customer Notification System
Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

МСР1650/51/52/53

NOTES:

## Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

## Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KeeLoq, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart and rfPIC are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, microID, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartShunt and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, Select Mode, SmartSensor, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.
© 2004, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

[^0]Microchip

## Worldwide Sales and Service

| AMERICAS | China - Beijing | Korea |
| :---: | :---: | :---: |
| Corporate Office <br> 2355 West Chandler Blvd. <br> Chandler, AZ 85224-6199 <br> Tel: 480-792-7200 <br> Fax: 480-792-7277 <br> Technical Support: 480-792-7627 <br> Web Address: http://www.microchip.com | Unit 706B | 168-1, Youngbo Bldg. 3 Floor |
|  | Wan Tai Bei Hai Bldg. | Samsung-Dong, Kangnam-Ku |
|  | No. 6 Chaoyangmen Bei Str. | Seoul, Korea 135-882 |
|  | Beijing, 100027, China | Tel: 82-2-554-7200 Fax: 82-2-558-5932 or |
|  | Tel: 86-10-85282100 | 82-2-558-5934 |
|  | Fax: 86-10-85282104 | Singapore |
|  | China - Chengdu | 200 Middle Road |
| Atlanta | Rm. 2401-2402, 24th Floor, | \#07-02 Prime Centre |
|  | Ming Xing Financial Tower | Singapore, 188980 |
| Alpharetta, GA 30022 | No. 88 TIDU Street | Tel: 65-6334-8870 Fax: 65-6334-8850 |
| Tel: 770-640-0034 | Chengdu 610016, China | Taiwan |
| Fax: 770-640-0307 | Fax: 86-28-86766599 | Kaohsiung Branch $\text { 30F - } 1 \text { No. } 8$ |
| Boston | China - Fuzhou | Min Chuan 2nd Road |
| 2 Lan Drive, Suite 120 | Unit 28F, World Trade Plaza | Kaohsiung 806, Taiwan |
| Westford, MA 01886 | No. 71 Wusi Road | Tel: 886-7-536-4818 |
| Tel: 978-692-3848 | Fuzhou 350001, China | Fax: 886-7-536-4803 |
| Fax: 978-692-3821 | Tel: 86-591-7503506 | Taiwan |
| Chicago | Fax: 86-591-7503521 | Taiwan Branch |
| 333 Pierce Road, Suite 180 | China - Hong Kong SAR | 11F-3, No. 207 |
| Itasca, IL 60143 | Unit 901-6, Tower 2, Metroplaza | Tung Hua North Road |
| Tel: 630-285-0071 | 223 Hing Fong Road | Taipei, 105, Taiwan |
| Fax: 630-285-0075 | Kwai Fong, N.T., Hong Kong | Tel: 886-2-2717-7175 Fax: 886-2-2545-0139 |
| Dallas | Tel: 852-2401-1200 | EUROPE |
| 4570 Westgrove Drive, Suite 160 | Fax: 852-2401-3431 |  |
| Addison, TX 75001 | China - Shanghai | Austria |
| Tel: 972-818-7423 | Room 701, Bldg. B | Durisolstrasse 2 |
| Fax: 972-818-2924 | Far East International Plaza | A-4600 Wels |
| Detroit | No. 317 Xian Xia Road | Austria |
|  | Shanghai, 200051 | Tel: 43-7242-2244-399 |
| Tri-Atria Office Building | Tel: 86-21-6275-5700 | Fax: 43-7242-2244-393 |
| 32255 Northwestern Highway, Suite 190 | Fax: 86-21-6275-5060 | Denmark |
| Farmington Hills, MI 48334 | China - Shenzhen | Regus Business Centre |
| Tel: 248-538-2250 |  | Lautrup hoj 1-3 |
| Fax: 248-538-2260 | Rm. 1812, 18/F, Building A, United Plaza | Ballerup DK-2750 Denmark |
| Kokomo | Shenzhen 518033, China | Tel: 45-4420-9895 Fax: 45-4420-9910 |
| 2767 S. Albright Road | Tel: 86-755-82901380 | France |
| Kokomo, IN 46902 | Fax: 86-755-8295-1393 | Parc d'Activite du Moulin de Massy |
| Tel: 765-864-8360 | China - Shunde | 43 Rue du Saule Trapu |
| Fax: 765-864-8387 | Room 401, Hongiian Building, No. 2 | Batiment A - ler Etage |
| Los Angeles | Fengxiangnan Road, Ronggui Town, Shunde | 91300 Massy, France |
| 18201 Von Karman, Suite 1090 | District, Foshan City, Guangdong 528303, China | Tel: 33-1-69-53-63-20 |
| Irvine, CA 92612 | Tel: 86-757-28395507 Fax: 86-757-28395571 | Fax. 33-1-69-30-90-79 |
| Tel: 949-263-1888 | China - Qingdao | Germany |
| Fax: 949-263-1338 | Rm. B505A, Fullhope Plaza, | Steinheilstrasse 10 |
| San Jose | No. 12 Hong Kong Central Rd. | T-85737 Ismaning, Germany |
| 1300 Terra Bella Avenue | Qingdao 266071, China | Fax: 49-89-627-144-44 |
| Mountain View, CA 94043 | Tel: 86-532-5027355 Fax: 86-532-5027205 | Italy |
| Tel: 650-215-1444 | India | Via Quasimodo, 12 |
| Fax: 650-961-0286 | Divyasree Chambers | 20025 Legnano (MI) |
| Toronto | 1 Floor, Wing A (A3/A4) | Milan, Italy |
| 6285 Northam Drive, Suite 108 | No. 11, O'Shaugnessey Road | Tel: 39-0331-742611 |
| Mississauga, Ontario L4V 1X5, Canada |  | Fax: 39-0331-466781 |
| Tel: 905-673-0699 | Tel: 91-80-22290061 Fax: 91-80-22290062 | Netherlands |
| Fax: 905-673-6509 | Japan | P. A. De Biesbosch 14 |
|  | Benex S-1 6F | NL-5152 SC Drunen, Netherlands |
| ASIA/PACIFIC | 3-18-20, Shinyokohama | Tel: 31-416-690399 |
| Australia | Kohoku-Ku, Yokohama-shi | Fax: 31-416-690340 |
|  | Kanagawa, 222-0033, Japan | United Kingdom |
| Suite 22, 41 Rawson Street |  | 505 Eskdale Road |
| Epping 2121, NSW |  | Winnersh Triangle |
| Australia |  | Wokingham |
| Tel: 61-2-9868-6733 |  | Berkshire, England RG41 5TU |
| Fax: 61-2-9868-6755 |  | Tel: 44-118-921-5869 |
|  |  | Fax: 44-118-921-5820 |


[^0]:    Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company's quality system processes and procedures are for its PICmicro ${ }^{\circledR}$-bit MCUs, KEELOQ ${ }^{\circledR}$ code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

