DATA SHEET

| Part No. | AN12979A |
|------------------|----------------|
| Package Code No. | ULGA020-L-0404 |

Contents

| | 3 |
|--|-----|
| ■ Features | 3 |
| Applications | 3 |
| Package | 3 |
| ■ Туре | . 3 |
| ■ Application Circuit Example (Block Diagram) | 4 |
| Pin Descriptions | 5 |
| Absolute Maximum Ratings | . 6 |
| ■ Operating Supply Voltage Range | |
| Electrical Characteristics | 7 |
| ■ Electrical Characteristics (Reference values for design) | 9 |
| Technical Data | 10 |
| Usage Notes | 21 |
| | |

AN12979A

AN12979A Stereo BTL amplifier IC with built-in AGC (I²C bus-control correspondence)

Overview

AN12979A is the stereo BTL amplifier which contained the AGC circuit for clip prevention of a speaker output. This IC performs a mode change by the I^2C bus control system. (Standby function ON/OFF change etc.)

Features

- Selection by I²C bus control is possible in the on-level of AGC. (3-bit, 8-step)
- Selection by I²C bus control is possible in an attack/recovery time of AGC. (attack: 2-bit, recovery: 3-bit)
- The resistance and the capacitor of a detector circuit which were being used for the conventional AGC are unnecessary.
- In order to realize high efficiency of output power, it adopts CMOS power amplifier circuit .
- Built-in compulsion shutdown terminal.

Applications


• Audio amplifier for mobile, such as a cellular phone


Package

• 20 pin Fine Pitch Land Grid Array Package (LGA Type)

■ Туре

• Bi-CMOS IC





Note) 1. This circuit and these circuit constants show an example and do not guarantee the design as a mass-production set. 2.*: The threshold voltage at 1pin has the VCC_D dependency.

Pin Descriptions

| Pin No. | Pin name | Туре | Description | | | |
|---------|----------|----------------|---|--|--|--|
| 1 | S.D | | Terminal for shut-down (VCC: operate, GND: shut-down) | | | |
| 2 | SCL | Input | SCL | | | |
| 3 | SDA | Input / Output | SDA | | | |
| 4 | VCC_D | Power Supply | Power supply VCC_D for logic circuit | | | |
| 5 | LOUT_POS | Output | SP amp L-ch. output (+) | | | |
| 6 | GND_SPL | Ground | Ground for SP L-ch. amp system | | | |
| 7 | LOUT_NEG | Output | SP amp L-ch. output (–) | | | |
| 8 | VCC_SP | Power Supply | Power supply VCC_SP for SP output | | | |
| 9 | ROUT_NEG | Output | SP amp R-ch. output (–) | | | |
| 10 | GND_SPR | Ground | Ground for SP R-ch. amp system | | | |
| 11 | ROUT_POS | Output | SP amp R-ch. output (+) | | | |
| 12 | VREF_SP | Input | Terminal of reference voltage for SP output circuit | | | |
| 13 | TEST1 | | Terminal for testing (please connect to Ground) | | | |
| 14 | VCC | Power Supply | Power supply VCC | | | |
| 15 | VREF | Input | Terminal of reference voltage | | | |
| 16 | PREOUT_R | Output | First stage amplifier output R-ch. | | | |
| 17 | FB_R | Input | Negative feedback input stage amplifier R-ch. | | | |
| 18 | GND | Ground | Ground | | | |
| 19 | FB_L | Input | Negative feedback input stage amplifier L-ch. | | | |
| 20 | PREOUT_L | Output | First stage amplifier output L-ch. | | | |

Absolute Maximum Ratings

| A No. | Parameter | Symbol | Rating | Unit | Note |
|-------|-------------------------------|------------------|-------------|------|------|
| | | | 3.6 | | |
| 1 | Supply voltage | VCC_D | 3.6 | V | *1 |
| | | | 5.0 | | |
| 2 | Supply current | I _{CC} | | А | |
| 3 | Power dissipation | P _D | 222 | mW | *2 |
| 4 | Operating ambient temperature | T _{opr} | -20 to +70 | °C | - *3 |
| 5 | Storage temperature | T _{stg} | -55 to +150 | °C | - *3 |

Note) *1: The values under the condition not exceeding the above absolute maximum ratings and the power dissipation.

*2: The power dissipation shown is the value at $T_a = 70^{\circ}$ C for the independent (unmounted) IC package without a heat sink.

When using this IC, refer to the \bullet P_D – T_a diagram in the \blacksquare Technical Data and use under the condition not exceeding the allowable value.

*3: Except for the power dissipation, operating ambient temperature, and storage temperature, all ratings are for $T_a = 25^{\circ}C$.

Operating Supply Voltage Range

| Parameter | Symbol | Range | Unit | Note | |
|------------------------------|--------|------------|------------|------|----|
| | VCC | 2.7 to 3.3 | | | |
| Sumply and the second second | VCC D | 1.7 to 2.6 | N/ | *1 | |
| Supply voltage range | VCC_D | VCC_D | 1.7 to 3.3 | v | *2 |
| | VCC_SP | 2.7 to 4.5 | | | |

Note) 1. The values under the condition not exceeding the above absolute maximum ratings and the power dissipation.

2. *1: The values under FAST- mode.

*2: The values under STANDARD- mode.

AN12979A

Electrical Characteristics at VCC = 3.0 V , VCC_D = 1.8 V , VCC_SP = 3.0 V

Note) $T_a = 25^{\circ}C \pm 2^{\circ}C$ unless otherwise specified.

| В | Deserveden | O: mah al | Que d'élana | | Limits | | Unit | No |
|------|--|--------------------|---|------|--------|------|------|----|
| No. | Parameter | Symbol | Symbol Conditions | | Тур | Max | Unit | te |
| Circ | uit Current | | | | | | | |
| 1 | Circuit current 1A at non-signal (VCC) | IVCC1A | VCC = 3.0 V, Non-signal STB = OFF, SP = ON, AGC = ON | 1.5 | 3.9 | 6.0 | mA | |
| 2 | Circuit current 2A at non-signal (VCC_SP) | IVCC2A | VCC_SP = 3.0 V, Non-signal STB = OFF, SP = ON, AGC = ON | 1.0 | 13 | 29 | mA | |
| 3 | Circuit current 3A at non-signal (VCC_D) | IVCC3A | VCC_D = 1.8V, Non-signal STB = OFF, SP = ON, AGC = ON | | 0.1 | 10 | μΑ | |
| 4 | Circuit current 1B at non-signal (VCC) | IVCC1B | VCC = 3.0 V, Non-signal STB = ON, SP = OFF, AGC = ON | | 0.1 | 1.0 | μΑ | |
| 5 | Circuit current 2B at non-signal (VCC_SP) | IVCC2B | VCC_SP = 3.0 V, Non-signal STB = ON, SP = OFF, AGC = ON | _ | 0.1 | 1.0 | μΑ | |
| 6 | Circuit current 3A at non-signal (VCC_D) | IVCC3B | $VCC_D = 1.8V$, Non-signal STB = ON, SP = OFF, AGC = ON | | 0.1 | 1.0 | μΑ | |
| 7 | Circuit current 1C at non-signal (VCC) | IVCC1C | VCC = 3.0 V, Non-signal STB = OFF, SP = OFF, AGC = ON | 1.5 | 3.7 | 6.0 | mA | |
| 8 | Circuit current 1C at non-signal (VCC_SP) | IVCC2C | VCC_SP = 3.0 V, Non-signal STB = OFF, SP = OFF, AGC = ON | | 0.3 | 1.0 | mA | |
| 9 | Circuit current 1C at non-signal (VCC_D) | IVCC3C | $VCC_D = 1.8 V$, Non-signal STB = OFF, SP = OFF, AGC = ON | | 0.1 | 10 | μΑ | |
| Inpu | t/output characteristics | | | | | | | |
| 11 | SP reference output level | VSPOL VSPOR | Vin = -34.0 dBV, f = 1 kHz RL = 8 Ω | -9.5 | -8.0 | -6.5 | dBV | |
| 12 | SP reference output distortion | THSPOL THSPOR | Vin = -34.0 dBV , f = 1 kHz RL = 8 Ω , to THD5th | | 0.07 | 0.5 | % | |
| 13 | SP reference output noise voltage | VNSPOL VNSPOR | Non-Signal using A curve filter | | -75 | -68 | dBV | |
| 14 | SP maximum rating output | VMSPOL VMSPOR | THD = 10%, f = 1 kHz RL = 8 Ω , AGC = OFF | 300 | 500 | | mW | |
| 15 | Output level at power save | VSSPOL VSSPOR | Vin = -34.0 dBV , f = 1 kHz RL = 8 Ω , using A curve filter | | -114 | -90 | dBV | |
| 16 | SP AGC output level 1 | VSPOA1L VSPOA1R | Vin = -19.0 dBV , f = 1 kHz RL = 8 Ω , AGC $-$ SELECT = [011] | 3.0 | 4.0 | 5.0 | dBV | |
| 17 | SP AGC output level 2 | VSPOA2L VSPOA2R | Vin = -12.0 dBV, f = 1 kHz RL = 8 Ω , AGC - SELECT = [011] | 3.0 | 4.0 | 5.0 | dBV | |

■ Electrical Characteristics at VCC = 3.0 V , VCC_D = 1.8 V , VCC_SP = 3.0 V (continued)

Note) $T_a = 25^{\circ}C \pm 2^{\circ}C$ unless otherwise specified.

| в | Devenueter | O: make al | Q a se d'ité a se a | | Limits | | Linit | No |
|--------------------|---------------------------------------|-----------------------------|--------------------------------------|----------------|---------|----------------|-------|----|
| No. | Parameter | Parameter Symbol Conditions | | Min | Min Typ | | Unit | te |
| I ² C i | nterface | | | | | | | |
| 43 | SCL,SDA signal input Low Level | V _{IL} | _ | - 0.5 | | 0.3 × VCC_D | V | |
| 44 | SCL,SDA signal input Low Level | V _{IH} | _ | 0.7 × VCC_D | | VCC_D + 0.5 | V | |
| 45 | SDA output signal Low Level | V _{OL} | Open corrector, sync current: 3mA | 0 | | 0.2× VCC_D | V | |
| 46 | SCL,SDA Signal Input Current | Ii | Input voltage: 0.1 V to 1.7 V | -10 | | 10 | μΑ | |
| 47 | SCL maximum frequency of signal input | $\mathbf{f}_{\mathrm{SCL}}$ | | 0 | | 400 | kHz | |
| The | threshold voltage at 1-pin | | | | | | | |
| 48 | Shut-down input Low Level | Vsdlth | | | | 0.1 × VCC_D | V | |
| 49 | Shut-down input High Level | Vsdhth | | 0.9 × VCC_D | | | V | |

AN12979A

Panasonic

■ Electrical Characteristics (Reference values for design) at VCC = 3.0 V, VCC_D = 1.8 V, VCC_SP = 3.0 V

Note) $T_a = 25^{\circ}C \pm 2^{\circ}C$ unless otherwise specified.


The characteristics listed below are reference values derived from the design of the IC and are not guaranteed by inspection. If a problem does occur related to these characteristics, we will respond in good faith to user concerns.

| в | B Parameter | | Conditions | | Limits | | Unit | No |
|---------------------|---|---------------------|------------|-----|--------|-----|------|----|
| No. | Parameter | Symbol Conditions | | Min | Тур | Max | Unit | te |
| I ² C in | terface | | | | | | | |
| 66 | Bass free time between a condition of stop and a condition of start | t _{BUF} | — | 1.3 | | | μs | *1 |
| 67 | Setup time of a condition of start | t _{SU;STA} | — | 0.6 | | | μs | *1 |
| 68 | Hold time of a condition for satart | t _{HD;STA} | | 0.6 | | | μs | *1 |
| 69 | "L" time of SCL clock | $t_{\rm Low}$ | | 1.3 | | | μs | *1 |
| 70 | "H" time of SCL clock | $t_{\rm High}$ | | 0.6 | | | μs | *1 |
| 71 | Rising time of SDA, SCL signal | t _R | | | | 0.3 | μs | *1 |
| 72 | Fall time of SDA,SCL signal | t _F | | | | 0.3 | μs | *1 |
| 73 | Data setup time | t _{su;dat} | | 0.1 | | | μs | *1 |
| 74 | Data hold time | t _{HD;DAT} | | 0 | | 0.9 | μs | *1 |
| 75 | Rising up time of a condition of stop | t _{SU;STO} | | 0.6 | | | μs | *1 |

Note) *1: All values are V_{IHmin} (*2) and V_{ILmax} (*3) level standard.


*2: V_{IHmin} is the minimum limit of the signal input high level.

*3: $V_{\mbox{\tiny ILmax}}$ is the maximum limit of the signal input low level.



Technical Data





Two transmission messages (i.e., the SCL and SDA) are sent in synchronous serial transmission. The SCL is a clock with fixed frequency. The SDA indicates address data for the control of the reception side, and is sent in parallel in synchronization with the SCL. The data is transmitted in 8-bit, 3 octets (bytes) in principle, where every octet has an acknowledge bit. The following description provides information on the structure of the frame.

<Start Conditions>

When the level of the SDA changes to low from high while the level of the SCL is high, the data reception of the receiver will be enabled.

<Stop Conditions>

When the level of the SDA changes to high from low while the level of the SCL is high, the data reception of the receiver will be aborted.

<Slave Address>

The slave address is a specified one unique to each device. When the address of another device is sent, the reception will be aborted.

<Sub Address>

The sub address is a specified one unique to each function.

<Data>


Data is information under control.

<Acknowledge Bit>

The acknowledge bit is used to enable the master to acknowledge the reception of data for each octet. The master acknowledges the data reception of the receiver by transmitting a high-level signal to the receiver and receiving a low-level signal returned from the receiver as shown by the dotted lines in Fig. The communication will be aborted if the low signal is not returned.

The SDA will not change when the level of the SCL is high except start or stop conditions are enabled.

- I²C-bus Mode (continued)
 - 1. Write Mode (continued)
 - (a) I²C-bus PROTOCOL
 - Slave address: 10110110 (B6Hex)
 - Format (normal)



- (b) Auto increment
 - · Sub-address 0*Hex: Auto increment mode
 - (When the data is sent in sequence, the sub address will change one by one and the data will be input.)
 - Auto increment mode

| uto 1 | ncrement mode | | | | | | | |) |) | | |
|-------|---------------|----|-------------|---|--------|---|--------|---|----|--------|---|---|
| S | Slave address | WA | Sub address | A | Data 1 | Α | Data 2 | Α | 7 | Data n | Α | Р |
| | | | | | | | | | IJ | | | |

(c) Initial condition

The initial state of the device is not guaranteed. Therefore, the input of 00Hex resister-D0 (Note.1) will be absolutely 0, when the power is turned ON.

(d) Sub-address Byte and Data Byte Format

| Sub address | Data byte MSB | | | | | | | | | |
|-------------|---------------------|---------------------|---------------------|----------------------|---|--|--|----------------------|--|--|
| Sub-address | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | |
| *0Hex | * | * | 0 (Note.2) | 0 (Note.2) | $\begin{array}{c} AGC \\ 0 \rightarrow OFF \\ 1 \rightarrow ON \end{array}$ | SP Save $0 \rightarrow ON$ $1 \rightarrow OFF$ | Standby $0 \rightarrow ON$ $1 \rightarrow OFF$ | 0 (Note.1) | | |
| *1Hex | AGC-ON data bit3 | AGC-ON data bit2 | AGC-ON data bit1 | AGC-REC data bit3 | AGC-REC data bit2 | AGC-REC data bit1 | AGC-ATT data bit2 | AGC-ATT data bit1 | | |
| *2Hex | 0 (Note.2) | 0 (Note.2) | 0 (Note.2) | * | * | 0 (Note.2) | 0 (Note.2) | 0 (Note.2) | | |

<00Hex Register> D0, D4, D5, D6, D7: Always set to 0 D1: Standby ON/OFF switch D2: SP Save ON/OFF switch D3: AGC ON/OFF switch <01Hex Register> D0, D1 : AGC-attack-time selection D2, D3, D4: AGC-recovery-time selection D5, D6, D7: AGC-on-level selection <02Hex Register> D0 to D7: Always set to 0 (test&adjust mode)

0 (Note.2) Please use these bit only Data = "0", because they are used by our company's final test and fine-tuning AGC-on level. Note that Data = "0" is Not shut-down mode.

• I²C-bus Mode (continued)

1. Write Mode (continued)

(e) AGC-attack-time selection

| | ′rite Register | Attack |
|----|-------------------|--------|
| D1 | D0 | time |
| 0 | 0 | 0.5 ms |
| 0 | 1 | 1 ms |
| 1 | 0 | 2 ms |
| 1 | 1 | 4 ms |


(f) AGC-recovery-time selection

| 0 | Write 01Hex Register | | | | | | | | |
|----|-------------------------|----|--------|--|--|--|--|--|--|
| D4 | D3 | D2 | time | | | | | | |
| 0 | 0 | 0 | 1.0 s | | | | | | |
| 0 | 0 | 1 | 1.5 s | | | | | | |
| 0 | 1 | 0 | 2.0 s | | | | | | |
| 0 | 1 | 1 | 3.0 s | | | | | | |
| 1 | 0 | 0 | 4.0 s | | | | | | |
| 1 | 0 | 1 | 6.0 s | | | | | | |
| 1 | 1 | 0 | 8.0 s | | | | | | |
| 1 | 1 | 1 | 12.0 s | | | | | | |

(g) AGC-on-level selection (at VCC = 3.0 V, VCC_SP = 3.0 V)

| Write 01Hex Register | | | AGC On | Output Po (RL = 8 W) | VCC_SP (Recommend) | |
|-------------------------|----|----|-----------|---------------------------|-----------------------|--|
| D7 | D6 | D5 | Level | | (Recontinent) | |
| 0 | 0 | 0 | 1 dBV | 157 mW | 2.7 V ≤ | |
| 0 | 0 | 1 | 2 dBV | 198 mW | 2.7 V ≤ | |
| 0 | 1 | 0 | 3 dBV | 249 mW | 2.7 V ≤ | |
| 0 | 1 | 1 | 4 dBV | 314 mW | 3.0 V ≤ | |
| 1 | 0 | 0 | 5 dBV | 395 mW | 3.3 V ≤ | |
| 1 | 0 | 1 | 6 dBV | 498 mW | 3.7 V ≤ | |
| 1 | 1 | 0 | 7 dBV | 626 mW | 4.1 V ≤ | |
| 1 | 1 | 1 | 8 dBV | 789 mW | 4.5 V | |

- I²C-bus Mode (continued)
 - 2. Read Mode
 - (a) I²C-bus PROTOCOL
 - Slave address 10110111(B7Hex)
 - Format



Note) At the slave address input, it is sequentially output from data 0. There is no necessity for inputting the sub-address.

(b) Sub-address Byte and Data Byte Format

| | MSB | | Data byte | | | | LSB | |
|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Data 0 | Sub address |
| | *0Hex |
| | Latch data |
| | [D7] | [D6] | [D5] | [D4] | [D3] | [D2] | [D1] | [D0] |
| Data 1 | Sub address |
| | *1Hex |
| | Latch data |
| | [D7] | [D6] | [D5] | [D4] | [D3] | [D2] | [D1] | [D0] |
| Data 2 | Sub address |
| | *2Hex |
| | Latch data |
| | [D7] | [D6] | [D5] | [D4] | [D3] | [D2] | [D1] | [D0] |

Purchase of Panasonic I²C components conveys a license under the Philips I²C patent right to use these components in an I²C systems, provided that the system conforms to the I²C standard specification as defined by Philips.


• Operating temperature guarantee of I²C-bus Control

The performance in the ambient temperature of operation is guaranteed theoretically in the design at normal temperature $(25^{\circ}C)$ by inspecting it at a speed of the clock that is about 50% earlier regarding the operating temperature guarantee of I²C-bus Control.

But the following characteristics are logical values derived from the design of the IC and are not guaranteed by inspection. If a problem does occur related to these characteristics, Panasonic will respond in good faith to customer concerns.

• I/O block circuit diagrams and pin function descriptions

Note) The characteristics listed below are reference values based on the IC design and are not guaranteed.



| Pin No. | Waveform and voltage | Internal circuit | Description |
|------------|-----------------------|------------------|-------------------------------------|
| 5 | LOUT_POS DC 1.45 V | VCC_SP VCC_SP | L-ch. positive speaker output pin |
| 6 | GND_SPL | | Ground pin for L-ch. speaker output |
| 7 | LOUT_NEG DC 1.45 V | TO VCC_SP | L-ch. negative speaker output pin |
| 8 | VCC_SP 3.0 V(typ.) | _ | Power supply pin for speaker output |

| Pin No. | Waveform and voltage | Internal circuit | Description |
|------------|-------------------------|--|--|
| 9 | ROUT_NEG DC 1.45 V | YCC_SP VCC_SP 9 400k GND_SPR | R-ch. negative speaker output pin |
| 10 | GND_SPR | _ | GND pin for R-ch. speaker output |
| 11 | ROUT_POS DC 1.45 V | VCC_SP (1) (400k GND_SPR | R-ch. positive speaker output pin |
| 12 | VREF_SP DC 1.45 V | VCC_SP C | Reference voltage pin for output stage |

| Pin No. | Waveform and voltage | Internal circuit | Description |
|------------|-------------------------|------------------|---|
| 13 | TEST1 Hi-Z | | Test mode pin Please connect to GND. |
| 14 | VCC 3.0 V(typ.) | | Power supply pin |
| 15 | VREF DC 1.45 V | VCC | Reference voltage pin |
| 16 | PREOUT_R DC 1.45 V | VCC | First stage amplifier R-ch. output pin |


| Pin No. | Waveform and voltage | Internal circuit | Description |
|------------|-----------------------|------------------|--|
| 17 | FB_R DC 1.45 V | | Negative feedback pin for input stage amplifier R-ch. |
| 18 | GND | | Ground pin |
| 19 | FB_L DC 1.45 V | | Negative feedback pin for input stage amplifier L-ch. |
| 20 | PREOUT_L DC 1.45 V | | First stage amplifier L-ch. output pin |

• Power supply and logic sequence

Note) The characteristics listed below are reference values based on the IC design and are not guaranteed.

The timing control of power-ON/OFF and each logic according to the procedure below should be recommended for the best pop performance caused in switching.

1. The sequence of the power supply and each logic




Note) *: This IC contains the pre-charge circuit. It is time until each bias is stabilized from Standby Off. It depends for this time on the capacity value linked to a reference voltage terminal (VREF and VREFSP), and the capacity value and resistance linked to an input terminal (IN R and IN L).


It is a recommendation value in a constant given in the example of Application Circuit Example (Block Diagram).

2. The sequence of VCC and VCC SP and VCC D

This IC have not a standup and falling order in VCC and VCC SP. A standup and falling time of VCC and VCC SP recommend 1 or more ms.



- Technical Data (continued)
 - $P_D T_a$ diagram



Usage Notes

- 1. Please take notice in the use of this product that it might break or occasionally smoke when an abnormal state occurs such as SP output pin (Pin5, Pin7, Pin9, Pin11) power supply pin short, SP output pin(Pin5, Pin7, Pin9, Pin11) GND short, or SP output (Pin5, Pin7, Pin9, Pin11) to-SP output-pin short (load short).
- 2. Please absolutely do not mount the IC in the reverse direction on to the printed-circuit-board. It damaged when the electricity is turned on.
- 3. Please do not make it open, because the open SDpin(Pin1) is not fixed.

Request for your special attention and precautions in using the technical information and semiconductors described in this book

- (1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.
- (2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products. No license is granted in and to any intellectual property right or other right owned by Panasonic Corporation or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information described in this book.
- (3) The products described in this book are intended to be used for standard applications or general electronic equipment (such as office equipment, communications equipment, measuring instruments and household appliances).
 - Consult our sales staff in advance for information on the following applications:
 - Special applications (such as for airplanes, aerospace, automobiles, traffic control equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
 - Any applications other than the standard applications intended.
- (4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.

Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.

- (6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.
- (7) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of our company.

20080805