# Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <a href="http://www.renesas.com">http://www.renesas.com</a>

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<a href="http://www.renesas.com">http://www.renesas.com</a>)

Send any inquiries to http://www.renesas.com/inquiry.



### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
  of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
  No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
  of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



R8C/3GD Group **RENESAS MCU** 

REJ03B0289-0100 Rev.1.00 Feb 26, 2010

#### 1. **Overview**

#### 1.1 **Features**

The R8C/3GD Group of single-chip MCUs incorporates the R8C CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing.

Power consumption is low, and the supported operating modes allow additional power control. These MCUs are designed to maximize EMI/EMS performance.

Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components.

#### 1.1.1 **Applications**

Electronic household appliances, office equipment, audio equipment, consumer equipment, etc.

# 1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/3GD Group.

Table 1.1 Specifications for R8C/3GD Group (1)

| Item            | Function           | Specification  |
|-----------------|--------------------|--|
| CPU             | Central processing | R8C CPU core   |
|                 | unit               | Number of fundamental instructions: 89   |
|                 |                    | Minimum instruction execution time:  |
|                 |                    | 50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)  |
|                 |                    | 200 ns (f(XIN) = 5 MHz, VCC = 1.8 to 5.5 V)  |
|                 |                    | Multiplier: 16 bits × 16 bits → 32 bits  |
|                 |                    | <ul> <li>Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits → 32 bits</li> </ul> |
|                 |                    | Operation mode: Single-chip mode (address space: 1 Mbyte)                                  |
| Memory          | ROM, RAM           | Refer to Table 1.3 Product List for R8C/3GD Group.   |
| Power Supply    | Voltage detection  | Power-on reset   |
| Voltage         | circuit            | Voltage detection 3 (detection level of voltage detection 0 and voltage)                   |
| Detection       |                    | detection 1 selectable)  |
| I/O Ports       | Programmable I/O   | Input-only: 1 pin  |
|                 | ports              | CMOS I/O ports: 19, selectable pull-up resistor  |
|                 |                    | High current drive ports: 19   |
| Clock           | Clock generation   | 4 circuits: XIN clock oscillation circuit,   |
|                 | circuits           | XCIN clock oscillation circuit (32 kHz)  |
|                 |                    | High-speed on-chip oscillator (with frequency adjustment function),                        |
|                 |                    | Low-speed on-chip oscillator,  |
|                 |                    | Oscillation stop detection: XIN clock oscillation stop detection function                  |
|                 |                    | • Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16                        |
|                 |                    | Low power consumption modes:   |
|                 |                    | Standard operating mode (high-speed clock, low-speed clock, high-speed                     |
|                 |                    | on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode                    |
|                 |                    | Real-time clock (timer RE)   |
| Interrupts      |                    | Number of interrupt vectors: 69  |
|                 |                    | • External Interrupt: 7 (INT × 3, Key input × 4)   |
| Matabalan Timan |                    | Priority levels: 7 levels  |
| Watchdog Timer  |                    | • 14 bits × 1 (with prescaler)   |
|                 |                    | Reset start selectable   |
|                 | I =                | Low-speed on-chip oscillator for watchdog timer selectable                                 |
| Timer           | Timer RA           | 8 bits × 1 (with 8-bit prescaler)  |
|                 |                    | Timer mode (period timer), pulse output mode (output level inverted every                  |
|                 |                    | period), event counter mode, pulse width measurement mode, pulse period measurement mode   |
|                 | Timer RB           | 8 bits × 1 (with 8-bit prescaler)  |
|                 | Tilliel ND         | Timer mode (period timer), programmable waveform generation mode (PWM                      |
|                 |                    | output), programmable one-shot generation mode, programmable wait one-                     |
|                 |                    | shot generation mode   |
|                 | Timer RC           | 16 bits × 1 (with 4 capture/compare registers)   |
|                 |                    | Timer mode (input capture function, output compare function), PWM mode                     |
|                 |                    | (output 3 pins), PWM2 mode (PWM output pin)  |
|                 | Timer RE           | 8 bits × 1 Real-time clock mode (count seconds, minutes, hours, days of week)              |
| Serial          | UART0              | Clock synchronous serial I/O/UART  |
| Interface       | UART2              | Clock synchronous serial I/O/UART, I <sup>2</sup> C mode (I <sup>2</sup> C-bus),           |
|                 | 0,1112             | multiprocessor communication function  |
| A/D Converter   | I .                | 10-bit resolution × 8 channels, includes sample and hold function, with sweep mode         |
| Comparator B    |                    | 2 circuits   |
| Joinparator D   |                    |  |

Specifications for R8C/3GD Group (2) Table 1.2

| Item                          | Function     | Specification   |  |
|-------------------------------|--------------|---|--|
| Flash Memory                  |              | <ul> <li>Programming and erasure voltage: VCC = 2.7 to 5.5 V</li> </ul>   |  |
|                               |              | <ul> <li>Programming and erasure endurance: 1,000 times (program ROM)</li> </ul>  |  |
|                               |              | Program security: ROM code protect, ID code check   |  |
|                               |              | <ul> <li>Debug functions: On-chip debug, on-board flash rewrite function</li> </ul>   |  |
| Operating Freq                | uency/Supply | f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V)  |  |
| Voltage                       |              | f(XIN) = 5  MHz (VCC = 1.8  to  5.5  V)   |  |
| Current consun                | nption       | Typ. 6.5mA (VCC = 5.0 V, f(XIN) = 20 MHz)<br>Typ. 3.5mA (VCC = 3.0 V, f(XIN) = 10 MHz)<br>Typ. 3.5 $\mu$ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz))<br>Typ. 2.0 $\mu$ A (VCC = 3.0 V, stop mode) |  |
| Operating Ambient Temperature |              | -20 to 85°C (N version)<br>-40 to 85°C (D version) (1)  |  |
| Package                       |              | 24-pin LSSOP  |  |
|                               |              | Package code: PLSP0024JB-A (previous code: 24P2F-A)   |  |

Note:

1. Specify the D version if D version functions are to be used.

## 1.2 Product List

Table 1.3 lists Product List for R8C/3GD Group, and Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/3GD Group.

Table 1.3 Product List for R8C/3GD Group

Current of Feb. 2010

| Part No.         | ROM Capacity | RAM Capacity | Package Type | Remarks   |
|------------------|--------------|--------------|--------------|-----------|
| R5F213G1DNSP     | 4 Kbytes     | 1 Kbyte      | PLSP0024JB-A | N version |
| R5F213G2DNSP     | 8 Kbytes     | 1 Kbyte      | PLSP0024JB-A |           |
| R5F213G4DNSP     | 16 Kbytes    | 1 Kbyte      | PLSP0024JB-A |           |
| R5F213G5DNSP     | 24 Kbytes    | 1 Kbyte      | PLSP0024JB-A |           |
| R5F213G6DNSP     | 32 Kbytes    | 1 Kbyte      | PLSP0024JB-A |           |
| R5F213G1DDSP (D) | 4 Kbytes     | 1 Kbyte      | PLSP0024JB-A | D version |
| R5F213G2DDSP (D) | 8 Kbytes     | 1 Kbyte      | PLSP0024JB-A |           |
| R5F213G4DDSP (D) | 16 Kbytes    | 1 Kbyte      | PLSP0024JB-A |           |
| R5F213G5DDSP (D) | 24 Kbytes    | 1 Kbyte      | PLSP0024JB-A |           |
| R5F213G6DDSP (D) | 32 Kbytes    | 1 Kbyte      | PLSP0024JB-A |           |

(D): Under development




Figure 1.1 Part Number, Memory Size, and Package of R8C/3GD Group

## 1.3 Block Diagram

Figure 1.2 shows a Block Diagram.




Figure 1.2 Block Diagram

## 1.4 Pin Assignment

Figure 1.3 shows Pin Assignment (Top View). Table 1.4 outlines the Pin Name Information by Pin Number.




Figure 1.3 Pin Assignment (Top View)

Table 1.4 Pin Name Information by Pin Number

| Pin    |              |      | I/O Pin Functions for Peripheral Modules |                 |                           | dules                          |
|--------|--------------|------|--|-----------------|---------------------------|--------------------------------|
| Number | Control Pin  | Port | Interrupt                                | Timer           | Serial Interface          | A/D Converter,<br>Comparator B |
| 1      |              | P0_2 |  | (TRCIOA/TRCTRG) |                           | AN5                            |
| 2      |              | P0_1 |  | (TRCIOA/TRCTRG) |                           | AN6                            |
| 3      |              | P4_2 |  |                 |                           | VREF                           |
| 4      | MODE         |      |  |                 |                           |                                |
| 5      | RESET        |      |  |                 |                           |                                |
| 6      | XOUT(/XCOUT) | P4_7 |  |                 |                           |                                |
| 7      | VSS/AVSS     |      |  |                 |                           |                                |
| 8      | XIN(/XCIN)   | P4_6 |  |                 |                           |                                |
| 9      | VCC/AVCC     |      |  |                 |                           |                                |
| 10     |              | P3_7 |  | TRAO            | (RXD2/SCL2/<br>TXD2/SDA2) |                                |
| 11     |              | P3_5 |  | (TRCIOD)        | (CLK2)                    |                                |
| 12     |              | P3_4 |  | (TRCIOC)        | (RXD2/SCL2/<br>TXD2/SDA2) | IVREF3                         |
| 13     |              | P3_3 | ĪNT3                                     | (TRCCLK)        | (CTS2/RTS2)               | IVCMP3                         |
| 14     |              | P4_5 | ĪNT0                                     |                 | (RXD2/SCL2)               | ADTRG                          |
| 15     |              | P1_7 | INT1                                     | (TRAIO)         |                           | IVCMP1                         |
| 16     |              | P1_6 |  |                 | (CLK0)                    | IVREF1                         |
| 17     |              | P1_5 | (INT1)                                   | (TRAIO)         | (RXD0)                    |                                |
| 18     |              | P1_4 |  | (TRCCLK)        | (TXD0)                    |                                |
| 19     |              | P1_3 | KI3                                      | TRBO(/TRCIOC)   |                           | AN11                           |
| 20     |              | P1_2 | KI2                                      | (TRCIOB)        |                           | AN10                           |
| 21     |              | P1_1 | KI1                                      | (TRCIOA/TRCTRG) |                           | AN9                            |
| 22     |              | P1_0 | KI0                                      | (TRCIOD)        |                           | AN8                            |
| 23     |              | P0_7 |  | (TRCIOC)        |                           | AN0                            |
| 24     |              | P0_6 |  | (TRCIOD)        |                           | AN1                            |

Note:

1. Can be assigned to the pin in parentheses by a program.

## 1.5 Pin Functions

Table 1.5 lists Pin Functions.

Table 1.5 Pin Functions

| Item                      | Pin Name  | I/O Type | Description  |
|---------------------------|---|----------|--|
| Power supply input        | VCC, VSS  | _        | Apply 1.8 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.   |
| Analog power supply input | AVCC, AVSS  | _        | Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.   |
| Reset input               | RESET   | I        | Input "L" on this pin resets the MCU.  |
| MODE                      | MODE  | I        | Connect this pin to VCC via a resistor.  |
| XIN clock input           | XIN   | I        | These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between  |
| XIN clock output          | XOUT  | I/O      | the XIN and XOUT pins $^{(1)}$ . To use an external clock, input it to the XOUT pin and leave the XIN pin open.  |
| XCIN clock input          | XCIN  | I        | These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT   |
| XCIN clock output         | XCOUT   | 0        | pins $^{(1)}$ . To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.   |
| INT interrupt input       | INTO, INT1, INT3  | I        | INT interrupt input pins. INT0 is timer RB, and RC input pin.  |
| Key input interrupt       | KI0 to KI3  | I        | Key input interrupt input pins   |
| Timer RA                  | TRAIO   | I/O      | Timer RA I/O pin   |
|                           | TRAO  | 0        | Timer RA output pin  |
| Timer RB                  | TRBO  | 0        | Timer RB output pin  |
| Timer RC                  | TRCCLK  | I        | External clock input pin   |
|                           | TRCTRG  | I        | External trigger input pin   |
|                           | TRCIOA, TRCIOB,<br>TRCIOC, TRCIOD   | I/O      | Timer RC I/O pins  |
| Serial interface          | CLK0, CLK2  | I/O      | Transfer clock I/O pins  |
|                           | RXD0, RXD2  | I        | Serial data input pins   |
|                           | TXD0, TXD2  | 0        | Serial data output pins  |
|                           | CTS2  | I        | Transmission control input pin   |
|                           | RTS2  | 0        | Reception control output pin   |
|                           | SCL2  | I/O      | I <sup>2</sup> C mode clock I/O pin  |
|                           | SDA2  | I/O      | I <sup>2</sup> C mode data I/O pin   |
| Reference voltage input   | VREF  | I        | Reference voltage input pin to A/D converter   |
| A/D converter             | AN0, AN1, AN5,<br>AN6, AN8 to AN11  | I        | Analog input pins to A/D converter   |
|                           | ADTRG   | I        | A/D external trigger input pin   |
| Comparator B              | IVCMP1, IVCMP3  | I        | Comparator B analog voltage input pins   |
|                           | IVREF1, IVREF3  | I        | Comparator B reference voltage input pins  |
| I/O port                  | P0_1, P0_2, P0_6,<br>P0_7, P1_0 to P1_7,<br>P3_3 to P3_5, P3_7,<br>P4_5 to P4_7 | I/O      | CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually.  Any port set to input can be set to use a pull-up resistor or not by a program.  All ports can be used as LED drive ports. |
| Input port                | P4 2  | I        | Input-only port  |
|                           | <u>  · ·_=</u>  | <u> </u> | ber e) ker.  |

I: Input

O: Output

I/O: Input and output

Note:

1. Refer to the oscillator manufacturer for oscillation characteristics.

# 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.




Figure 2.1 CPU Registers

#### 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

#### 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32bit address register (A1A0).

#### 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

#### 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

#### 2.5 **Program Counter (PC)**

PC is 20 bits wide and indicates the address of the next instruction to be executed.

#### 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

#### 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

#### 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

#### 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

#### 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

#### 2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

#### 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

#### 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

#### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.

## 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

## 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

## 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

### 2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

R8C/3GD Group 3. Memory

## 3. Memory

## 3.1 R8C/3GD Group

Figure 3.1 is a Memory Map of R8C/3GD Group. The R8C/3GD Group has a 1-Mbyte address space from addresses 00000h to FFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 1-Kbyte internal RAM area is allocated addresses 00400h to 007FFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.




Figure 3.1 Memory Map of R8C/3GD Group

#### **Special Function Registers (SFRs)** 4.

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.7 list the special function registers and Table 4.8 lists the ID Code Areas and Option Function Select Area.

Table 4.1 SFR Information (1) (1)

|   | . ,  |   |   |
|---|--|---|---|
| Address   | Register   | Symbol                                    | After Reset   |
| 0000h   |  |   |   |
| 0001h   |  |   |   |
| 0002h   |  |   |   |
| 0003h   |  |   |   |
| 0004h   | Processor Mode Register 0  | PM0                                       | 00h   |
| 0005h   | Processor Mode Register 1  | PM1                                       | 00h   |
| 0005h   |  | CMO                                       |   |
|   | System Clock Control Register 0  |   | 00101000b   |
| 0007h   | System Clock Control Register 1  | CM1                                       | 00100000b   |
| 0008h   | Module Standby Control Register  | MSTCR                                     | 00h   |
| 0009h   | System Clock Control Register 3  | CM3                                       | 00h   |
| 000Ah   | Protect Register   | PRCR                                      | 00h   |
| 000Bh   | Reset Source Determination Register  | RSTFR                                     | 0XXXXXXXb (2)   |
| 000Ch   | Oscillation Stop Detection Register  | OCD                                       | 00000100b   |
| 000Dh   | Watchdog Timer Reset Register  | WDTR                                      | XXh   |
| 000Eh   | Watchdog Timer Start Register  | WDTS                                      | XXh   |
|   | Waterland Times Control Deviates   | WDTC                                      |   |
| 000Fh   | Watchdog Timer Control Register  | WDIC                                      | 00111111b   |
| 0010h   |  |   |   |
| 0011h   |  |   |   |
| 0012h   |  |   |   |
| 0013h   |  |   |   |
| 0014h   |  |   |   |
| 0015h   | High-Speed On-Chip Oscillator Control Register 7   | FRA7                                      | When shipping   |
| 0016h   |  | . 100                                     | To Gpping   |
| 001011<br>0017h   |  |   | +   |
| 001711<br>0018h   |  |   |   |
|   |  |   |   |
| 0019h   |  |   |   |
| 001Ah   |  |   |   |
| 001Bh   |  |   |   |
| 001Ch   | Count Source Protection Mode Register  | CSPR                                      | 00h   |
|   |  |   | 10000000b (3)   |
| 001Dh   |  |   |   |
| 001Eh   |  |   |   |
| 001Fh   |  |   |   |
| 0020h   |  |   |   |
| 0020H   |  |   |   |
| 0021h   |  |   |   |
|   |  | LED AO                                    | 001   |
| 0023h   | High-Speed On-Chip Oscillator Control Register 0   | FRA0                                      | 00h   |
| 0024h   | High-Speed On-Chip Oscillator Control Register 1   | FRA1                                      | When shipping   |
| 0025h   | High-Speed On-Chip Oscillator Control Register 2   | FRA2                                      | 00h   |
| 0026h   | On-Chip Reference Voltage Control Register   | OCVREFCR                                  | 00h   |
| 0027h   |  |   |   |
|   |  |   |   |
| 0028h   | Clock Prescaler Reset Flag   | CPSRF                                     | 00h   |
|   | Clock Prescaler Reset Flag High-Speed On-Chip Oscillator Control Register 4  | CPSRF<br>FRA4                             | * *   |
| 0029h   | High-Speed On-Chip Oscillator Control Register 4   | FRA4                                      | When Shipping   |
| 0029h<br>002Ah  | High-Speed On-Chip Oscillator Control Register 4 High-Speed On-Chip Oscillator Control Register 5  | FRA4<br>FRA5                              | When Shipping When Shipping   |
| 0029h<br>002Ah<br>002Bh   | High-Speed On-Chip Oscillator Control Register 4   | FRA4                                      | When Shipping   |
| 0029h<br>002Ah<br>002Bh<br>002Ch  | High-Speed On-Chip Oscillator Control Register 4 High-Speed On-Chip Oscillator Control Register 5  | FRA4<br>FRA5                              | When Shipping When Shipping   |
| 0029h<br>002Ah<br>002Bh<br>002Ch<br>002Dh   | High-Speed On-Chip Oscillator Control Register 4 High-Speed On-Chip Oscillator Control Register 5  | FRA4<br>FRA5                              | When Shipping When Shipping   |
| 0029h<br>002Ah<br>002Bh<br>002Ch<br>002Dh<br>002Eh  | High-Speed On-Chip Oscillator Control Register 4 High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6   | FRA4<br>FRA5<br>FRA6                      | When Shipping When Shipping When Shipping   |
| 0029h<br>002Ah<br>002Bh<br>002Ch<br>002Dh<br>002Eh<br>002Fh                                     | High-Speed On-Chip Oscillator Control Register 4 High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6  High-Speed On-Chip Oscillator Control Register 3   | FRA4<br>FRA5<br>FRA6<br>FRA3              | When Shipping When Shipping When Shipping When Shipping When shipping   |
| 0029h<br>002Ah<br>002Bh<br>002Ch<br>002Dh<br>002Eh<br>002Fh<br>0030h                            | High-Speed On-Chip Oscillator Control Register 4 High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6  High-Speed On-Chip Oscillator Control Register 3 Voltage Monitor Circuit Control Register  | FRA4<br>FRA5<br>FRA6<br>FRA3<br>CMPA      | When Shipping When Shipping When Shipping When Shipping  When shipping  Ooh   |
| 0029h<br>002Ah<br>002Bh<br>002Ch<br>002Dh<br>002Eh<br>002Fh                                     | High-Speed On-Chip Oscillator Control Register 4 High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6  High-Speed On-Chip Oscillator Control Register 3 Voltage Monitor Circuit Control Register  | FRA4<br>FRA5<br>FRA6<br>FRA3              | When Shipping When Shipping When Shipping When Shipping When shipping   |
| 0029h<br>002Ah<br>002Bh<br>002Ch<br>002Dh<br>002Eh<br>002Fh<br>0030h                            | High-Speed On-Chip Oscillator Control Register 4 High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6  High-Speed On-Chip Oscillator Control Register 3   | FRA4<br>FRA5<br>FRA6<br>FRA3<br>CMPA      | When Shipping When Shipping When Shipping When Shipping  When shipping  Ooh   |
| 0029h<br>002Ah<br>002Bh<br>002Ch<br>002Dh<br>002Eh<br>002Fh<br>0030h<br>0031h                   | High-Speed On-Chip Oscillator Control Register 4 High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6  High-Speed On-Chip Oscillator Control Register 3 Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register   | FRA4<br>FRA5<br>FRA6<br>FRA3<br>CMPA      | When Shipping When Shipping When Shipping When Shipping  When shipping  Ooh   |
| 0029h<br>002Ah<br>002Bh<br>002Ch<br>002Dh<br>002Eh<br>002Fh<br>0030h<br>0031h<br>0032h          | High-Speed On-Chip Oscillator Control Register 4 High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6  High-Speed On-Chip Oscillator Control Register 3  Voltage Monitor Circuit Control Register  Voltage Monitor Circuit Edge Select Register   | FRA4 FRA5 FRA6 FRA3 CMPA VCAC             | When Shipping When Shipping When Shipping When Shipping  When shipping  O0h  00h  00001000b                             |
| 0029h<br>002Ah<br>002Bh<br>002Ch<br>002Dh<br>002Eh<br>002Fh<br>0030h<br>0031h                   | High-Speed On-Chip Oscillator Control Register 4 High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6  High-Speed On-Chip Oscillator Control Register 3 Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register   | FRA4 FRA5 FRA6 FRA3 CMPA VCAC             | When Shipping When Shipping When Shipping When Shipping  When shipping  Oth  000  0001000b  0001400b                    |
| 0029h<br>002Ah<br>002Bh<br>002Ch<br>002Ch<br>002Eh<br>003Ch<br>0031h<br>0031h<br>0032h<br>0033h | High-Speed On-Chip Oscillator Control Register 4 High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6  High-Speed On-Chip Oscillator Control Register 3  Voltage Monitor Circuit Control Register  Voltage Monitor Circuit Edge Select Register   | FRA4 FRA5 FRA6 FRA3 CMPA VCAC             | When Shipping When Shipping When Shipping When Shipping  When shipping  O0h  00h  00001000b                             |
| 0029h 002Ah 002Bh 002Ch 002Dh 002Eh 002Fh 0030h 0031h 0032h 0033h 0034h                         | High-Speed On-Chip Oscillator Control Register 4 High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6  High-Speed On-Chip Oscillator Control Register 3 Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register  Voltage Detect Register 1 Voltage Detect Register 2  | FRA4 FRA5 FRA6  FRA3 CMPA VCAC  VCA1 VCA2 | When Shipping When Shipping When Shipping When Shipping  When shipping  Oth Oth Oth Oth Oth Oth Oth Oth Oth Ot          |
| 0029h 002Ah 002Bh 002Ch 002Dh 002Eh 002Fh 0030h 0031h 0032h 0033h 0034h                         | High-Speed On-Chip Oscillator Control Register 4 High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6  High-Speed On-Chip Oscillator Control Register 3  Voltage Monitor Circuit Control Register  Voltage Monitor Circuit Edge Select Register   | FRA4 FRA5 FRA6 FRA3 CMPA VCAC             | When Shipping When Shipping When Shipping When Shipping  When shipping  Oth  000  0001000b  0001400b                    |
| 0029h 002Ah 002Bh 002Ch 002Dh 002Eh 002Fh 0030h 0031h 0032h 0033h 0034h 0036h 0037h             | High-Speed On-Chip Oscillator Control Register 4 High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6  High-Speed On-Chip Oscillator Control Register 3 Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register  Voltage Detect Register 1 Voltage Detect Register 2  Voltage Detection 1 Level Select Register | FRA4 FRA5 FRA6  FRA3 CMPA VCAC  VCA1 VCA2 | When Shipping When Shipping When Shipping When Shipping  When shipping  Oth Oth Oth Oth Oth Oth Oth Oth Oth Ot          |
| 0029h 002Ah 002Bh 002Ch 002Dh 002Eh 002Fh 0030h 0031h 0032h 0033h 0034h                         | High-Speed On-Chip Oscillator Control Register 4 High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6  High-Speed On-Chip Oscillator Control Register 3 Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register  Voltage Detect Register 1 Voltage Detect Register 2  | FRA4 FRA5 FRA6  FRA3 CMPA VCAC  VCA1 VCA2 | When Shipping When Shipping When Shipping When Shipping  When shipping  Oth Oth Oth Oth Oth Oth Oth Oth Oth Ot          |
| 0029h 002Ah 002Bh 002Ch 002Dh 002Eh 002Fh 0030h 0031h 0032h 0033h 0034h 0036h 0037h             | High-Speed On-Chip Oscillator Control Register 4 High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6  High-Speed On-Chip Oscillator Control Register 3 Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register  Voltage Detect Register 1 Voltage Detect Register 2  Voltage Detection 1 Level Select Register | FRA4 FRA5 FRA6  FRA3 CMPA VCAC  VCA1 VCA2 | When Shipping When Shipping When Shipping When Shipping  When shipping  00h  00h  00h  0001000b  00h (4)  00100000b (5) |

# X: Undefined Notes:

- The blank areas are reserved and cannot be accessed by users.

  The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, software reset, or watchdog timer reset does not affect this bit.
- The CSPROINI bit in the OFS register is set to 0. 3.
- The LVDAS bit in the OFS register is set to 1.
- The LVDAS bit in the OFS register is set to 0.

SFR Information (2) (1) Table 4.2

| Address                 | Register  | Symbol         | After Reset            |
|-------------------------|---|----------------|------------------------|
| 003Ah                   | Voltage Monitor 2 Circuit Control Register  | VW2C           | 10000010b              |
| 003Bh                   |   |                |                        |
| 003Ch                   |   |                |                        |
| 003Dh                   |   |                |                        |
| 003Eh                   |   |                |                        |
| 003Fh                   |   |                |                        |
| 0040h                   |   |                |                        |
| 0041h                   | Flash Memory Ready Interrupt Control Register   | FMRDYIC        | XXXXX000b              |
| 0042h                   | That money ready interrupt control register   | 1 1011 12 1 10 | 70000000               |
| 0042h                   |   |                |                        |
| 0043h                   |   |                |                        |
| 0044fi                  |   |                |                        |
|                         |   |                |                        |
| 0046h                   | T POLITICAL DE LA CONTRACTION | TDOIG          | VVVVVVV000I            |
| 0047h                   | Timer RC Interrupt Control Register   | TRCIC          | XXXXX000b              |
| 0048h                   |   |                |                        |
| 0049h                   |   |                |                        |
| 004Ah                   | Timer RE Interrupt Control Register   | TREIC          | XXXXX000b              |
| 004Bh                   | UART2 Transmit Interrupt Control Register   | S2TIC          | XXXXX000b              |
| 004Ch                   | UART2 Receive Interrupt Control Register  | S2RIC          | XXXXX000b              |
| 004Dh                   | Key Input Interrupt Control Register  | KUPIC          | XXXXX000b              |
| 004Eh                   | A/D Conversion Interrupt Control Register   | ADIC           | XXXXX000b              |
| 004Fh                   | ·   |                |                        |
| 0050h                   |   |                |                        |
| 0051h                   | UART0 Transmit Interrupt Control Register   | SOTIC          | XXXXX000b              |
| 0051h                   | UARTO Receive Interrupt Control Register  | SORIC          | XXXXX000b<br>XXXXX000b |
| 0052h                   | Oracle Record Interrupt Control Register  | 501110         | 7777770000             |
| 0053h                   |   | <del> </del>   |                        |
|                         |   |                |                        |
| 0055h                   |   | TD.110         | 10000000               |
| 0056h                   | Timer RA Interrupt Control Register   | TRAIC          | XXXXX000b              |
| 0057h                   |   |                |                        |
| 0058h                   | Timer RB Interrupt Control Register   | TRBIC          | XXXXX000b              |
| 0059h                   | INT1 Interrupt Control Register   | INT1IC         | XX00X000b              |
| 005Ah                   | INT3 Interrupt Control Register   | INT3IC         | XX00X000b              |
| 005Bh                   |   |                |                        |
| 005Ch                   |   |                |                        |
| 005Dh                   | INT0 Interrupt Control Register   | INTOIC         | XX00X000b              |
| 005Eh                   | UART2 Bus Collision Detection Interrupt Control Register  | U2BCNIC        | XXXXX000b              |
| 005Fh                   |   |                |                        |
| 0060h                   |   |                |                        |
| 0061h                   |   |                |                        |
| 0062h                   |   |                |                        |
| 0062H                   |   |                |                        |
|                         |   |                |                        |
| 0064h                   |   |                |                        |
| 0065h                   |   |                |                        |
| 0066h                   |   |                |                        |
| 0067h                   |   |                |                        |
| 0068h                   |   |                |                        |
| 0069h                   |   |                |                        |
| 006Ah                   |   |                |                        |
| 006Bh                   |   |                |                        |
| 006Ch                   |   |                |                        |
| 006Dh                   |   |                |                        |
| 006Eh                   |   |                |                        |
| 006Fh                   |   | <u> </u>       |                        |
| 0070h                   |   |                |                        |
| 0070h                   |   |                | <u> </u>               |
| 007111<br>0072h         | Voltage Monitor 1 Interrupt Control Register  | VCMP1IC        | XXXXX000b              |
|                         |   |                |                        |
| 0073h                   | Voltage Monitor 2 Interrupt Control Register  | VCMP2IC        | XXXXX000b              |
| 0074h                   |   |                |                        |
| 0075h                   |   |                |                        |
| 0076h                   |   |                |                        |
| 0077h                   |   |                |                        |
| 0078h                   |   |                |                        |
| 0079h                   |   |                |                        |
| 007Ah                   |   |                |                        |
| 007Bh                   |   |                |                        |
| 007Ch                   |   |                |                        |
|                         |   |                |                        |
|                         |   |                |                        |
| 007Ch<br>007Dh<br>007Eh |   |                |                        |

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (3) (1) Table 4.3

| Address  | eset |
|--|------|
|  |      |
|  |      |
| 0088h   0089h   0099h   0099 |      |
| D084h   D088h   D088 |      |
| 0088h   0087h   0088h   0089h   0089h   0099h   0090h   0090 |      |
| 0088h   0089h   0099h   0099 |      |
| 0087h   0088h   0088h   0088h   0088h   0088h   0088ch   0089ch   0099ch   0099th   0090th   0090th  |      |
| DOBBh   DOBBBh   DOBBBh   DOBBBh   DOBBBh   DOBBBh   DOBBBh   DOBBBh   DOBBBh   DOBB |      |
| 0088h   008Ch   009Ch   009C |      |
| DOBAh  |      |
| 008Bh  |      |
| DOBCh  |      |
| 008Ph   0099h   00999h   0099h   0099h   0099h   0099h   0099h   0099h   0099h   009 |      |
| 008Eh   0090h   0090h   0090h   0090h   0090h   0090h   0090h   0093h   0093h   0093h   0093h   0093h   0093h   0093h   00995h   00996h   00996h   00996h   00996h   00998h   00988h   00988h   00988h   00888h   00888h   008888   0088888   0088888   0088888   0088888   0088888   0088888   0088888   0088888   0088888   0088888   0088888   0088888   0088888   0088888   0088888   008888   008888   008888   008888   008888   008888   0088888   0088888   |      |
| 0.08Fh   |      |
| 0.090  |      |
| 0092h  |      |
| 0092h   0093h   0094h   0095h   0096h   0097h   0098h   00998h   00098h   00088h   |      |
| 0093h  |      |
| 0094h  |      |
| 0095h  |      |
| 0096h  |      |
| 0097h  |      |
| 0098h  |      |
| 0099h  |      |
| 009Ah  |      |
| 0098h  |      |
| 009Ch  |      |
| 009Eh  |      |
| 009Eh   009Fh   009Fh   000Ah   UART0 Transmit / Receive Mode Register   U0MR   00h   00A1h   UART0 Bit Rate Register   U0BRG   XXh   00A2h   UART0 Transmit Buffer Register   U0TB   XXh   XXh   00A3h   XXh   00A4h   UART0 Transmit / Receive Control Register 0   U0C0   00001000b   00A5h   UART0 Transmit / Receive Control Register 1   U0C1   00000010b   00A6h   UART0 Receive Buffer Register   U0RB   XXh   XXh   00A7h   U0RT0 Receive Mode Register   U0RB   XXh   XXh   00A7h   UART2 Transmit / Receive Mode Register   U2MR   00h   00A9h   UART2 Bit Rate Register   U2BRG   XXh   00A9h   UART2 Transmit Buffer Register   U2TB   XXh   XXh   00A6h   UART2 Transmit / Receive Control Register 0   U2C0   0000100b   00ADh   UART2 Transmit / Receive Control Register 1   U2C1   00000010b   00AEh   UART2 Receive Buffer Register   U2RB   XXh   00B5h   UART2 Digital Filter Function Select Register   URXDF   00h   00B2h   00B3h   00B4h   00B5h    |      |
| 009Fh  |      |
| 00A0h         UART0 Transmit / Receive Mode Register         U0MR         00h           00A1h         UART0 Bit Rate Register         U0BRG         XXh           00A2h         UART0 Transmit Buffer Register         U0TB         XXh           00A3h         UART0 Transmit / Receive Control Register 0         U0C0         00001000b           00A5h         UART0 Transmit / Receive Control Register 1         U0C1         00000010b           00A6h         UART0 Receive Buffer Register         U0RB         XXh           00A7h         UART2 Transmit / Receive Mode Register         U2MR         00h           00A9h         UART2 Bit Rate Register         U2BRG         XXh           00A9h         UART2 Transmit Buffer Register         U2TB         XXh           00ABh         UART2 Transmit Receive Control Register 0         U2C0         00001000b           00ACh         UART2 Transmit / Receive Control Register 1         U2C1         00000010b           00AEh         UART2 Receive Buffer Register         U2RB         XXh           00AEh         UART2 Digital Filter Function Select Register         URXDF         00h           00B3h         00B3h         00B3h         00B3h           00B5h         00B5h         00B5h         00B5h  <   |      |
| 00A1h  |      |
| 00A2h  |      |
| 00A3h  |      |
| 00A4h         UART0 Transmit / Receive Control Register 0         U0C0         00001000b           00A5h         UART0 Transmit / Receive Control Register 1         U0C1         00000010b           00A6h         UART0 Receive Buffer Register         U0RB         XXh           00A7h         UART2 Receive Mode Register         U2MR         00h           00A9h         UART2 Bit Rate Register         U2BRG         XXh           00AAh         UART2 Transmit Buffer Register         U2TB         XXh           00ABh         UART2 Transmit / Receive Control Register 0         U2C0         00001000b           00ADh         UART2 Transmit / Receive Control Register 1         U2C1         00000010b           00AEh         UART2 Receive Buffer Register         U2RB         XXh           00AFh         UART2 Digital Filter Function Select Register         URXDF         00h           00B1h         00B2h         00B3h         00B4h           00B5h         00B5h         00B5h   |      |
| 00A5h         UART0 Transmit / Receive Control Register 1         U0C1         00000010b           00A6h         UART0 Receive Buffer Register         U0RB         XXh           00A7h         UART2 Receive Mode Register         U2MR         00h           00A8h         UART2 Bit Rate Register         U2BRG         XXh           00AAh         UART2 Transmit Buffer Register         U2TB         XXh           00ABh         UART2 Transmit / Receive Control Register 0         U2C0         00001000b           00ADh         UART2 Transmit / Receive Control Register 1         U2C1         00000010b           00AEh         UART2 Receive Buffer Register         U2RB         XXh           00AFh         UART2 Digital Filter Function Select Register         URXDF         00h           00B1h         00B2h         00B2h         00B3h         00B4h           00B5h         00B5h         00B5h         00B0000010b  |      |
| 00A6h         UART0 Receive Buffer Register         U0RB         XXh           00A7h         UART2 Transmit / Receive Mode Register         U2MR         00h           00A9h         UART2 Bit Rate Register         U2BRG         XXh           00AAh         UART2 Transmit Buffer Register         U2TB         XXh           00ABh         UART2 Transmit / Receive Control Register 0         U2C0         00001000b           00ADh         UART2 Transmit / Receive Control Register 1         U2C1         00000010b           00AEh         UART2 Receive Buffer Register         U2RB         XXh           00AFh         UART2 Digital Filter Function Select Register         URXDF         00h           00B1h         00B2h         00B3h         00B4h           00B5h         00B5h         00B5h  |      |
| 00A6h         UART0 Receive Buffer Register         U0RB         XXh           00A7h         UART2 Transmit / Receive Mode Register         U2MR         00h           00A9h         UART2 Bit Rate Register         U2BRG         XXh           00AAh         UART2 Transmit Buffer Register         U2TB         XXh           00ABh         UART2 Transmit / Receive Control Register 0         U2C0         00001000b           00ADh         UART2 Transmit / Receive Control Register 1         U2C1         00000010b           00AEh         UART2 Receive Buffer Register         U2RB         XXh           00AFh         UART2 Digital Filter Function Select Register         URXDF         00h           00B1h         00B2h         00B3h         00B4h           00B5h         00B5h         00B5h  |      |
| 00A7h  |      |
| 00A8h         UART2 Transmit / Receive Mode Register         U2MR         00h           00A9h         UART2 Bit Rate Register         U2BRG         XXh           00AAh         UART2 Transmit Buffer Register         U2TB         XXh           00ABh         UART2 Transmit / Receive Control Register 0         U2C0         00001000b           00ADh         UART2 Transmit / Receive Control Register 1         U2C1         00000010b           00AEh         UART2 Receive Buffer Register         U2RB         XXh           00AFh         VART2 Digital Filter Function Select Register         URXDF         00h           00B1h         00B2h         00B3h         00B4h         00B5h   |      |
| 00A9h         UART2 Bit Rate Register         U2BRG         XXh           00AAh         UART2 Transmit Buffer Register         U2TB         XXh           00ABh         UART2 Transmit / Receive Control Register 0         U2C0         00001000b           00ADh         UART2 Transmit / Receive Control Register 1         U2C1         00000010b           00AEh         UART2 Receive Buffer Register         U2RB         XXh           00AFh         VART2 Digital Filter Function Select Register         URXDF         00h           00B1h         00B2h         00B3h         00B4h           00B5h         00B5h         00B5h   |      |
| 00AAh         UART2 Transmit Buffer Register         U2TB         XXh           00ABh         UART2 Transmit / Receive Control Register 0         U2C0         00001000b           00ADh         UART2 Transmit / Receive Control Register 1         U2C1         00000010b           00AEh         UART2 Receive Buffer Register         U2RB         XXh           00AFh         00B0h         UART2 Digital Filter Function Select Register         URXDF         00h           00B1h         00B2h         00B3h         00B4h         00B5h           00B5h         00B5h         00B5h         00B5h   |      |
| 00ABh         XXh           00ACh         UART2 Transmit / Receive Control Register 0         U2C0         00001000b           00ADh         UART2 Transmit / Receive Control Register 1         U2C1         00000010b           00AEh         UART2 Receive Buffer Register         U2RB         XXh           00B0h         UART2 Digital Filter Function Select Register         URXDF         00h           00B1h         00B2h         00B3h         00B4h           00B5h         00B5h         00B5h   |      |
| 00ACh         UART2 Transmit / Receive Control Register 0         U2C0         00001000b           00ADh         UART2 Transmit / Receive Control Register 1         U2C1         00000010b           00AEh         UART2 Receive Buffer Register         U2RB         XXh           00AFh         UART2 Digital Filter Function Select Register         URXDF         00h           00B1h         00B2h         00B2h         00B3h           00B4h         00B5h         00B5h   |      |
| 00ADh         UART2 Transmit / Receive Control Register 1         U2C1         00000010b           00AEh         UART2 Receive Buffer Register         U2RB         XXh           00AFh         VART2 Digital Filter Function Select Register         URXDF         00h           00B1h         00B2h         00B3h         00B4h           00B5h         00B5h         00B5h  |      |
| 00AEh         UART2 Receive Buffer Register         U2RB         XXh           00AFh         00B0h         UART2 Digital Filter Function Select Register         URXDF         00h           00B1h         00B2h         00B3h         00B3h           00B4h         00B5h         00B5h   |      |
| 00AFh         XXh           00B0h         UART2 Digital Filter Function Select Register         URXDF         00h           00B1h         00B2h         00B3h         00B4h         00B5h  |      |
| 00B0h         UART2 Digital Filter Function Select Register         URXDF         00h           00B1h         00B2h         00B3h         00B4h         00B3h           00B5h         00B5h         00B5h         00B5h         00B5h  |      |
| 0081h 0082h 0083h 0084h 0085h  |      |
| 0082h 0083h 0084h 0085h  |      |
| 00B3h<br>00B4h<br>00B5h  |      |
| 00B4h<br>00B5h   |      |
| 00B5h  |      |
|  |      |
|  |      |
| 00B7h  |      |
| 00B8h  |      |
| 0089h  |      |
|  |      |
| 00BAh  |      |
| 00BBh UART2 Special Mode Register 5 U2SMR5 00h   |      |
| 00BCh UART2 Special Mode Register 4 U2SMR4 00h   |      |
| 00BDh UART2 Special Mode Register 3 U2SMR3 000X0X0Xb   |      |
| 00BEh UART2 Special Mode Register 2 U2SMR2 X0000000b   |      |
| 00BFh UART2 Special Mode Register U2SMR X0000000b  |      |

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (4) (1) Table 4.4

| Address | Register                    | Symbol  | After Reset                                      |
|---------|-----------------------------|---------|--|
| 00C0h   | A/D Register 0              | AD0     | XXXh   |
| 00C1h   |                             |         | 000000XXb  |
| 00C2h   | A/D Register 1              | AD1     | XXh  |
| 00C3h   | <b>1</b>                    |         | 000000XXb  |
| 00C4h   | A/D Register 2              | AD2     | XXh  |
| 00C5h   | The Hogiston E              | 1,152   | 000000XXb  |
| 00C6h   | A/D Register 3              | AD3     | XXh  |
| 000011  | A/D negister 3              | ADS     |  |
| 00C7h   | A/D D :                     | 454     | 000000XXb  |
| 00C8h   | A/D Register 4              | AD4     | XXh  |
| 00C9h   |                             |         | 000000XXb  |
| 00CAh   | A/D Register 5              | AD5     | XXh  |
| 00CBh   |                             |         | 000000XXb  |
| 00CCh   | A/D Register 6              | AD6     | XXh  |
| 00CDh   | 1                           |         | 000000XXb  |
| 00CEh   | A/D Register 7              | AD7     | XXh  |
| 00CFh   | †                           |         | 000000XXb  |
| 00D0h   |                             |         | 000000,11.0                                      |
| 00D0h   |                             | 1       |  |
| 00D1h   |                             |         |  |
| 00020   |                             |         |  |
| 00D3h   |                             |         |  |
| 00D4h   | A/D Mode Register           | ADMOD   | 00h  |
| 00D5h   | A/D Input Select Register   | ADINSEL | 11000000b  |
| 00D6h   | A/D Control Register 0      | ADCON0  | 00h  |
| 00D7h   | A/D Control Register 1      | ADCON1  | 00h  |
| 00D8h   | I Samuel Andrews            |         |  |
| 00D9h   |                             |         |  |
| 00DAh   |                             |         |  |
| OODAH   |                             |         |  |
| 00DBh   |                             |         |  |
| 00DCh   |                             |         |  |
| 00DDh   |                             |         |  |
| 00DEh   |                             |         |  |
| 00DFh   |                             |         |  |
| 00E0h   | Port P0 Register            | P0      | XXh  |
| 00E1h   | Port P1 Register            | P1      | XXh  |
| 00E2h   | Port P0 Direction Register  | PD0     | 00h  |
| 00E3h   | Port P1 Direction Register  | PD1     | 00h  |
| 00E4h   | 1 Of the Direction Register | 1 01    | 0011   |
| 00555   | Deat DO Deatleton           | DO      | WVI  |
| 00E5h   | Port P3 Register            | P3      | XXh  |
| 00E6h   |                             |         |  |
| 00E7h   | Port P3 Direction Register  | PD3     | 00h  |
| 00E8h   | Port P4 Register            | P4      | XXh  |
| 00E9h   |                             |         |  |
| 00EAh   | Port P4 Direction Register  | PD4     | 00h  |
| 00EBh   | ,                           |         |  |
| 00ECh   |                             |         |  |
| 00EDh   |                             |         |  |
| 00EBh   |                             |         | <b> </b>   |
|         |                             |         |  |
| 00EFh   |                             |         |  |
| 00F0h   |                             |         |  |
| 00F1h   |                             |         |  |
| 00F2h   |                             |         |  |
| 00F3h   |                             |         |  |
| 00F4h   |                             |         |  |
| 00F5h   |                             |         |  |
| 00F6h   |                             |         |  |
| 00F7h   |                             |         |  |
|         |                             |         |  |
| 00F8h   |                             |         |  |
| 00F9h   |                             |         |  |
| 00FAh   |                             |         |  |
| 00FBh   |                             |         |  |
| 00FCh   |                             |         |  |
| 00FDh   |                             |         |  |
| 00FEh   |                             |         | <del>                                     </del> |
|         |                             |         | <del> </del>                                     |
| 00FFh   |                             | İ       | <u> </u>   |
|         |                             |         |  |

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (5) (1) Table 4.5

| A -1 -1 | Davistan.  | Ol.     | A4 D+       |
|---------|--|---------|-------------|
| Address | Register   | Symbol  | After Reset |
| 0100h   | Timer RA Control Register                        | TRACR   | 00h         |
| 0101h   | Timer RA I/O Control Register                    | TRAIOC  | 00h         |
| 0102h   | Timer RA Mode Register                           | TRAMR   | 00h         |
| 0103h   | Timer RA Prescaler Register                      | TRAPRE  | FFh         |
| 0104h   | Timer RA Register                                | TRA     | FFh         |
| 0105h   |  |         |             |
| 0106h   |  |         |             |
| 0107h   |  |         |             |
| 0107H   | Timer RB Control Register                        | TRBCR   | 00h         |
| 0109h   | Timer RB One-Shot Control Register               | TRBOCR  | 00h         |
|         |  |         |             |
| 010Ah   | Timer RB I/O Control Register                    | TRBIOC  | 00h         |
| 010Bh   | Timer RB Mode Register                           | TRBMR   | 00h         |
| 010Ch   | Timer RB Prescaler Register                      | TRBPRE  | FFh         |
| 010Dh   | Timer RB Secondary Register                      | TRBSC   | FFh         |
| 010Eh   | Timer RB Primary Register                        | TRBPR   | FFh         |
| 010Fh   |  |         |             |
| 0110h   |  |         |             |
| 0111h   |  |         |             |
| 0112h   |  |         |             |
| 0112H   |  |         |             |
|         |  |         |             |
| 0114h   |  |         |             |
| 0115h   |  |         |             |
| 0116h   |  |         |             |
| 0117h   |  |         |             |
| 0118h   | Timer RE Second Data Register                    | TRESEC  | 00h         |
| 0119h   | Timer RE Minute Data Register                    | TREMIN  | 00h         |
| 011Ah   | Timer RE Hour Data Register                      | TREHR   | 00h         |
| 011Bh   | Timer RE Day of Week Data Register               | TREWK   | 00h         |
| 011Ch   | Timer RE Control Register 1                      | TRECR1  | 00h         |
| 011Dh   | Timer RE Control Register 2                      | TRECR2  | 00h         |
|         |  |         |             |
| 011Eh   | Timer RE Count Source Select Register            | TRECSR  | 00001000b   |
| 011Fh   |  |         |             |
| 0120h   | Timer RC Mode Register                           | TRCMR   | 01001000b   |
| 0121h   | Timer RC Control Register 1                      | TRCCR1  | 00h         |
| 0122h   | Timer RC Interrupt Enable Register               | TRCIER  | 01110000b   |
| 0123h   | Timer RC Status Register                         | TRCSR   | 01110000b   |
| 0124h   | Timer RC I/O Control Register 0                  | TRCIOR0 | 10001000b   |
| 0125h   | Timer RC I/O Control Register 1                  | TRCIOR1 | 10001000b   |
| 0126h   | Timer RC Counter                                 | TRC     | 00h         |
| 0120h   | Timer no obunter                                 | 1110    | 00h         |
| -       |  |         |             |
| 0128h   | Timer RC General Register A                      | TRCGRA  | FFh         |
| 0129h   |  |         | FFh         |
| 012Ah   | Timer RC General Register B                      | TRCGRB  | FFh         |
| 012Bh   |  |         | FFh         |
| 012Ch   | Timer RC General Register C                      | TRCGRC  | FFh         |
| 012Dh   |  |         | FFh         |
| 012Eh   | Timer RC General Register D                      | TRCGRD  | FFh         |
| 012Fh   |  |         | FFh         |
| 0130h   | Timer RC Control Register 2                      | TRCCR2  | 00011000b   |
| 0130h   | Timer RC Digital Filter Function Select Register | TRCDF   | 00011000B   |
| 0131h   |  | TRCOER  |             |
|         | Timer RC Output Master Enable Register           |         | 01111111b   |
| 0133h   | Timer RC Trigger Control Register                | TRCADCR | 00h         |
| 0134h   |  |         |             |
| 0135h   |  |         |             |
| 0136h   |  |         |             |
| 0137h   |  |         |             |
| 0138h   |  |         |             |
| 0139h   |  |         |             |
| 013Ah   |  |         |             |
| 013Bh   |  |         |             |
| 013Ch   |  |         |             |
| 013Ch   |  |         |             |
|         |  |         |             |
| 013Eh   |  |         |             |
| 013Fh   |  |         |             |
| 0140h   |  |         |             |
| :       |  |         |             |
| 017Fh   |  |         |             |
| -       |  |         |             |

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (6) (1) Table 4.6

| Address         | Register                                | Symbol  | After Reset                                      |
|-----------------|---|---------|--|
| 0180h           | Timer RA Pin Select Register            | TRASR   | 00h  |
| 0181h           | Timer RC Pin Select Register            | TRBRCSR | 00h  |
| 0182h           | Timer RC Pin Select Register 0          | TRCPSR0 | 00h  |
| 0183h           | Timer RC Pin Select Register 1          | TRCPSR1 | 00h  |
| 0184h           | Tillier no fill Select negister i       | INCESNI | 0011   |
| 018411          |   |         |  |
| 0185h           |   |         |  |
| 0186h           |   |         |  |
| 0187h           |   |         |  |
| 0188h           | UART0 Pin Select Register               | U0SR    | 00h  |
| 0189h           |   |         |  |
| 018Ah           | UART2 Pin Select Register 0             | U2SR0   | 00h  |
| 018Bh           | UART2 Pin Select Register 1             | U2SR1   | 00h  |
| 018Ch           |   |         |  |
| 018Dh           |   |         |  |
| 018Eh           | INT Interrupt Input Pin Select Register | INTSR   | 00h  |
| 018Fh           | I/O Function Pin Select Register        | PINSR   | 00h  |
| 0190h           | · ·                                     |         |  |
| 0191h           |   |         |  |
| 0192h           |   |         |  |
| 0193h           |   |         | <del>                                     </del> |
| 0194h           |   |         |  |
| 0195h           |   |         | <u> </u>   |
| 0195h           |   |         | <del> </del>                                     |
| 0196fi<br>0197h |   |         | <b> </b>   |
|                 |   |         | <b> </b>   |
| 0198h           |   |         |  |
| 0199h           |   |         |  |
| 019Ah           |   |         |  |
| 019Bh           |   |         |  |
| 019Ch           |   |         |  |
| 019Dh           |   |         |  |
| 019Eh           |   |         |  |
| 019Fh           |   |         |  |
| 01A0h           |   |         |  |
| 01A1h           |   |         |  |
| 01A2h           |   |         |  |
| 01A3h           |   |         |  |
| 01A4h           |   |         |  |
| 01A5h           |   |         |  |
| 01A6h           |   |         |  |
| 01A7h           |   |         |  |
| 01A8h           |   |         |  |
| 01A9h           |   |         |  |
| 01AAh           |   |         |  |
| 01ABh           |   |         | <del> </del>                                     |
| 01ADh           |   |         | <del> </del>                                     |
| 01ADh           |   |         | <del> </del>                                     |
| 01ABh           |   |         | <b> </b>   |
| 01AEII          |   |         |  |
| 01AFh           |   |         | <del> </del>                                     |
| 01B0h           |   |         |  |
| 01B1h           | Flack Manager Otation Deviation         | FOT     | 10000000   |
| 01B2h           | Flash Memory Status Register            | FST     | 10000X00b  |
| 01B3h           | 5                                       | - FLIDA |  |
| 01B4h           | Flash Memory Control Register 0         | FMR0    | 00h  |
| 01B5h           | Flash Memory Control Register 1         | FMR1    | 00h  |
| 01B6h           | Flash Memory Control Register 2         | FMR2    | 00h  |
| 01B7h           |   |         |  |
| 01B8h           |   |         |  |
| 01B9h           |   |         |  |
| 01BAh           |   |         |  |
| 01BBh           |   |         |  |
| 01BCh           |   |         |  |
| 01BDh           |   |         |  |
| 01BEh           |   |         |  |
| 01BFh           |   |         | <del>                                     </del> |
| Villadefined    | I                                       | l       | <u>L</u>   |

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (7) (1) Table 4.7

| T A             | 5.11                                    |         |             |
|-----------------|---|---------|-------------|
| Address         | Register                                | Symbol  | After Reset |
| 01C0h           | Address Match Interrupt Register 0      | RMAD0   | XXh         |
| 01C1h           | 4                                       |         | XXh         |
| 01C2h           | All Mills IS II B :                     | ALED    | 0000XXXXb   |
| 01C3h           | Address Match Interrupt Enable Register | AIER    | 00h         |
| 01C4h           | Address Match Interrupt Register 1      | RMAD1   | XXh         |
| 01C5h           | -                                       |         | XXh         |
| 01C6h           |   |         | 0000XXXXb   |
| 01C7h           |   |         |             |
| 01C8h           |   |         |             |
| 01C9h           |   |         |             |
| 01CAh           |   |         |             |
| 01CBh           |   |         |             |
| 01CCh           |   |         |             |
| 01CDh           |   |         |             |
| 01CEh           |   |         |             |
| 01CFh           |   |         |             |
| 01D0h           |   |         |             |
| 01D1h           |   |         |             |
| 01D2h           |   |         |             |
| 01D3h           |   |         |             |
| 01D4h           |   |         |             |
| 01D5h           |   |         |             |
| 01D6h           |   |         |             |
| 01D7h           |   |         |             |
| 01D8h           |   |         |             |
| 01D9h           |   |         |             |
| 01DAh           |   |         |             |
| 01DBh           |   |         |             |
| 01DCh           |   |         |             |
| 01DDh           |   |         |             |
| 01DEh           |   |         |             |
| 01DFh           |   |         |             |
| 01E0h           | Pull-Up Control Register 0              | PUR0    | 00h         |
| 01E1h           | Pull-Up Control Register 1              | PUR1    | 00h         |
| 01E2h           |   |         |             |
| 01E3h           |   |         |             |
| 01E4h           |   |         |             |
| 01E5h           |   |         |             |
| 01E6h           |   |         |             |
| 01E7h           |   |         |             |
| 01E8h           |   |         |             |
| 01E9h           |   |         |             |
| 01EAh           |   |         |             |
| 01EBh           | 1                                       |         |             |
| 01ECh           |   |         |             |
| 01EDh           |   |         |             |
| 01EEh           | <u> </u>                                |         |             |
| 01EFh           |   |         | <u> </u>    |
| 01F0h           | Port P1 Drive Capacity Control Register | P1DRR   | 00h         |
| 01F1h           | - Same Supulari Summar Hagiston         | 1 15111 |             |
| 01F2h           | Drive Capacity Control Register 0       | DRR0    | 00h         |
| 01F3h           | Drive Capacity Control Register 1       | DRR1    | 00h         |
| 01F4h           |   | 51111   |             |
| 01F5h           | Input Threshold Control Register 0      | VLT0    | 00h         |
| 01F6h           | Input Threshold Control Register 1      | VLT1    | 00h         |
| 01F7h           | input Throshold Control Hogister 1      | VLII    |             |
| 01F7fi          | Comparator B Control Register 0         | INTCMP  | 00h         |
| 01F9h           | Comparator B Control Register 0         | INTOME  | 0011        |
| 01F9fi<br>01FAh | External Input Enable Register 0        | INTEN   | 00h         |
| 01FBh           | External input Enable negister o        | INTEN   | 0011        |
|                 | INT Input Filter Select Register 0      | INITE   | 00h         |
| 01FCh           | INT INPUT FILE Select Register 0        | INTF    | 00h         |
| 01FDh           | Livey Innut Emphis Decistor 0           | IZIENI  | 0.0%        |
| 01FEh           | Key Input Enable Register 0             | KIEN    | 00h         |
| 01FFh           |   |         |             |

X: Undefined
Note:
1. The blank areas are reserved and cannot be accessed by users.

Table 4.8 **ID Code Areas and Option Function Select Area** 

| Address    | Register                          | Symbol | After Reset |
|------------|-----------------------------------|--------|-------------|
| :<br>FFDBh | Option Function Select Register 2 | OFS2   | (Note 1)    |
| :<br>FFDFh | ID1                               |        | (Note 2)    |
| :<br>FFE3h | ID2                               |        | (Note 2)    |
| :<br>FFEBh | ID3                               |        | (Note 2)    |
| FFEFh      | ID4                               |        | (Note 2)    |
| FFF3h      | ID5                               |        | (Note 2)    |
| FFF7h      | ID6                               |        | (Note 2)    |
| FFFBh      | ID7                               |        | (Note 2)    |
| FFFFh      | Option Function Select Register   | OFS    | (Note 1)    |

## Notes:

- The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select
  - When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user. When factory-programming products are shipped, the value of the option function select area is the value programmed by the user.
- 2. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.

# 5. Electrical Characteristics

Table 5.1 Absolute Maximum Ratings

| Symbol   | Parameter                     | Condition                                    | Rated Value             | Unit |
|----------|-------------------------------|--|-------------------------|------|
| Vcc/AVcc | Supply voltage                |  | -0.3 to 6.5             | V    |
| Vı       | Input voltage                 |  | -0.3 to Vcc + 0.3       | V    |
| Vo       | Output voltage                |  | -0.3 to Vcc + 0.3       | V    |
| Pd       | Power dissipation             | $-40^{\circ}C \leq T_{opr} \leq 85^{\circ}C$ | 500                     | mW   |
| Topr     | Operating ambient temperature |  | -20 to 85 (N version) / | °C   |
|          |                               |  | -40 to 85 (D version)   |      |
| Tstg     | Storage temperature           |  | -65 to 150              | °C   |

Table 5.2 **Recommended Operating Conditions** 

| Cumbal     |   | Doro         | matar               |                       | Conditions   |              | Standard |           | Unit       |
|------------|---|--------------|---------------------|-----------------------|--|--------------|----------|-----------|------------|
| Symbol     |   | Para         | meter               |                       | Conditions   | Min.         | Тур.     | Max.      | Unit       |
| Vcc/AVcc   | Supply voltage                          |              |                     |                       |  | 1.8          | -        | 5.5       | V          |
| Vss/AVss   | Supply voltage                          |              |                     |                       |  | -            | 0        | -         | ٧          |
| VIH        | Input "H" voltage                       | Other th     | nan CMOS ii         | nput                  |  | 0.8 Vcc      | -        | Vcc       | V          |
|            |   | CMOS         | Inputlevel          | Input level selection | 4.0 V ≤ Vcc ≤ 5.5 V  | 0.5 Vcc      | _        | Vcc       | ٧          |
|            |   | input        | switching           | : 0.35 Vcc            | 2.7 V ≤ Vcc < 4.0 V  | 0.55 Vcc     | _        | Vcc       | V          |
|            | function                                |              | 1.8 V ≤ Vcc < 2.7 V | 0.65 Vcc              | _  | Vcc          | ٧        |           |            |
|            |   |              | (I/O port)          | Input level selection | 4.0 V ≤ Vcc ≤ 5.5 V  | 0.65 Vcc     | _        | Vcc       | ٧          |
|            |   |              |                     | : 0.5 Vcc             | 2.7 V ≤ Vcc < 4.0 V  | 0.7 Vcc      | _        | Vcc       | ٧          |
|            |   |              |                     |                       | 1.8 V ≤ Vcc < 2.7 V  | 0.8 Vcc      | _        | Vcc       | V          |
|            |   |              |                     | Input level selection | 4.0 V ≤ Vcc ≤ 5.5 V  | 0.85 Vcc     | _        | Vcc       | V          |
|            |   |              |                     | : 0.7 Vcc             | 2.7 V ≤ Vcc < 4.0 V  | 0.85 Vcc     |          | Vcc       | V          |
|            |   |              |                     |                       | 1.8 V ≤ Vcc < 2.7 V  | 0.85 Vcc     |          | Vcc       | V          |
|            |   | Externa      | l clock input       | (XOUT)                |  | 1.2          | _        | Vcc       | V          |
| VIL        | Input "L" voltage                       |              | nan CMOS ii         |                       |  | 0            |          | 0.2 Vcc   | V          |
| İ          | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | CMOS         | Inputlevel          | Input level selection | 4.0 V ≤ Vcc ≤ 5.5 V  | 0            | _        | 0.2 Vcc   | V          |
|            |   | input        | switching           | : 0.35 Vcc            | 2.7 V ≤ Vcc < 4.0 V  | 0            | _        | 0.2 Vcc   | V          |
|            |   |              | function            |                       | 1.8 V ≤ Vcc < 2.7 V  | 0            | _        | 0.2 Vcc   | V          |
|            |   |              | (I/O port)          | Input level selection | 4.0 V ≤ Vcc ≤ 5.5 V  | 0            | _        | 0.4 Vcc   | V          |
|            |   |              |                     | : 0.5 Vcc             | 2.7 V ≤ Vcc < 4.0 V  | 0            | _        | 0.3 Vcc   | V          |
|            |   |              |                     |                       | 1.8 V ≤ Vcc < 2.7 V  | 0            | _        | 0.2 Vcc   | V          |
|            |   |              |                     | Input level selection | 4.0 V ≤ Vcc ≤ 5.5 V  | 0            |          | 0.55 Vcc  | V          |
|            |   |              |                     | : 0.7 Vcc             | 2.7 V ≤ Vcc < 4.0 V  | 0            |          | 0.45 Vcc  | V          |
|            |   |              |                     |                       | 1.8 V ≤ Vcc < 2.7 V  | 0            | _        | 0.35 Vcc  | V          |
|            |   | Externa      | I<br>I clock input  | (XOLIT)               | 1.0 V = V00 \ Z.7 V  | 0            | _        | 0.4       | V          |
| IOH(sum)   | Peak sum output "H'                     |              |                     | pins IOH(peak)        |  | _            | _        | -160      | mA         |
| IOH(sum)   | Average sum output "I                   |              |                     | pins IOH(avg)         |  | _            | _        | -80       | mA         |
| IOH(peak)  | Peak output "H" curr                    |              | Drive capa          |                       |  | _            | _        | -10       | mA         |
| ιοι (ροακ) | T can output 11 out                     | Ont          | Drive capa          |                       |  | _            | _        | -40       | mA         |
| IOH(avg)   | Average output "H" o                    | urrent       | Drive capa          |                       |  | _            | _        | <b>-5</b> | mA         |
| iOi i(avg) | Average output 11 c                     | arrent       | Drive capa          | •                     |  |              |          | -20       | mA         |
| IOL(sum)   | Peak sum output "L"                     | current      |                     | pins IOL(peak)        |  | _            | _        | 160       | mA         |
| IOL(sum)   | Average sum output "                    |              |                     | pins IOL(avg)         |  | _            | _        | 80        | mA         |
| IOL(suiii) | Peak output "L" curre                   |              | Drive capa          |                       |  | _            | _        | 10        | mA         |
| гос(реак)  | T can output L carr                     | J110         | Drive capa          |                       |  | _            | _        | 40        | mA         |
| IOL(avg)   | Average output "L" c                    | urrent       | Drive capa          |                       |  | _            | _        | 5         | mA         |
| IOL(avg)   | /Worage output E o                      | arront       | Drive capa          | •                     |  | _            | _        | 20        | mA         |
| f(XIN)     | XIN clock input oscil                   | lation fred  |                     | oity riigir           | 2.7 V ≤ Vcc ≤ 5.5 V  | _            | _        | 20        | MHz        |
| I(XIIV)    | XIIV Clock IIIpat 030III                | ation ireq   | acricy              |                       | 1.8 V ≤ Vcc < 2.7 V  | _            | _        | 5         | MHz        |
| f(XCIN)    | XCIN clock input osc                    | illation fre | equency             |                       | 1.8 V ≤ VCC ≤ 2.7 V  |              | 32.768   | 50        | kHz        |
| fOCO40M    | When used as the co                     |              |                     | RC (3)                | 2.7 V ≤ Vcc ≤ 5.5 V  | 32           |          | 40        | MHz        |
| fOCO-F     | fOCO-F frequency                        | Juni Soul    | o ioi tiiliel f     | 10 1-7                | 2.7 V ≤ Vcc ≤ 5.5 V  | JE           |          | 20        | MHz        |
| IOOO-F     | 1000-1 frequency                        |              |                     |                       | $1.8 \text{ V} \le \text{VCC} \le 5.5 \text{ V}$   | <del>-</del> | _        | 5         | MHz        |
|            | System alask fragus                     | nov          |                     |                       | $1.8 \text{ V} \le \text{VCC} < 2.7 \text{ V}$<br>$2.7 \text{ V} \le \text{VCC} \le 5.5 \text{ V}$ | <del>-</del> | _        |           |            |
| _          | System clock freque                     | псу          |                     |                       | $1.8 \text{ V} \le \text{VCC} \le 5.5 \text{ V}$   | -            | =        | 20<br>5   | MHz<br>MHz |
| fraction   | CDI I algor from to a                   | ,            |                     |                       | $1.8 \text{ V} \le \text{VCC} < 2.7 \text{ V}$<br>$2.7 \text{ V} \le \text{VCC} \le 5.5 \text{ V}$ | =            | =        |           |            |
| f(BCLK)    | CPU clock frequency                     | /            |                     |                       | $2.7 \text{ V} \le \text{VCC} \le 5.5 \text{ V}$<br>$1.8 \text{ V} \le \text{VCC} < 2.7 \text{ V}$ |              | _        | 20        | MHz        |
|            |   |              |                     |                       | 1.0 V ≤ VCC < 2.7 V  | _            | _        | 5         | MHz        |

## Notes:

- 1. Vcc = 1.8 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- The average output current indicates the average value of current measured during 100 ms.
   fOCO40M can be used as the count source for timer RC in the range of Vcc = 2.7 V to 5.5 V.




Figure 5.1 Ports P0, P1, P3, P4 Timing Measurement Circuit

Table 5.3 A/D Converter Characteristics

| Symbol   | Paramete                 | v           | Cox                           | nditions                                 |      | Standard |      | Unit  |
|----------|--------------------------|-------------|-------------------------------|--|------|----------|------|-------|
| Syllibol | Faramete                 | ı           | Col                           | IUILIONS                                 | Min. | Тур.     | Max. | Offic |
| _        | Resolution               |             | Vref = AVCC                   |  | =    | -        | 10   | Bit   |
| -        | Absolute accuracy        | 10-bit mode | Vref = AVCC = 5.0 V           | AN0, AN1, AN5, AN6,<br>AN8 to AN11 input | _    | -        | ±3   | LSB   |
|          |                          |             | Vref = AVCC = 3.3 V           | AN0, AN1, AN5, AN6,<br>AN8 to AN11 input | _    | =        | ±5   | LSB   |
|          |                          |             | Vref = AVCC = 3.0 V           | AN0, AN1, AN5, AN6,<br>AN8 to AN11 input | =    | =        | ±5   | LSB   |
|          |                          |             | Vref = AVCC = 2.2 V           | AN0, AN1, AN5, AN6,<br>AN8 to AN11 input | -    | -        | ±5   | LSB   |
|          |                          | 8-bit mode  | Vref = AVCC = 5.0 V           | AN0, AN1, AN5, AN6,<br>AN8 to AN11 input | -    | -        | ±2   | LSB   |
|          |                          |             | Vref = AVCC = 3.3 V           | AN0, AN1, AN5, AN6,<br>AN8 to AN11 input | -    | -        | ±2   | LSB   |
|          |                          |             | Vref = AVCC = 3.0 V           | AN0, AN1, AN5, AN6,<br>AN8 to AN11 input | -    | -        | ±2   | LSB   |
|          |                          |             | Vref = AVCC = 2.2 V           | AN0, AN1, AN5, AN6,<br>AN8 to AN11 input | _    | =        | ±2   | LSB   |
| φAD      | A/D conversion clock     |             | 4.0 ≤ Vref = AVCC ≤ 5         | 5.5 V <sup>(2)</sup>                     | 2    | -        | 20   | MHz   |
|          |                          |             | 3.2 ≤ Vref = AVCC ≤ 5         | 5.5 V <sup>(2)</sup>                     | 2    | _        | 16   | MHz   |
|          |                          |             | 2.7 ≤ Vref = AVCC ≤ 5         | 5.5 V <sup>(2)</sup>                     | 2    | -        | 10   | MHz   |
|          |                          |             | 2.2 ≤ Vref = AVCC ≤ 5         | 5.5 V <sup>(2)</sup>                     | 2    | -        | 5    | MHz   |
| _        | Tolerance level impedan  | ce          |                               |  | -    | 3        | _    | kΩ    |
| tconv    | Conversion time          | 10-bit mode | $V_{ref} = AV_{CC} = 5.0 V$ , | φAD = 20 MHz                             | 2.15 | -        | _    | μS    |
|          |                          | 8-bit mode  | $V_{ref} = AV_{CC} = 5.0 V$ , | φAD = 20 MHz                             | 2.15 | 1        | _    | μS    |
| tsamp    | Sampling time            |             | φAD = 20 MHz                  |  | 0.75 | ı        | _    | μS    |
| lVref    | Vref current             |             | Vcc = 5 V, XIN = f1 =         | = φAD = 20 MHz                           | _    | 45       | _    | μА    |
| Vref     | Reference voltage        |             |                               |  | 2.2  | _        | AVcc | V     |
| VIA      | Analog input voltage (3) |             |                               |  | 0    | -        | Vref | V     |
| OCVREF   | On-chip reference voltag | je          | 2 MHz ≤ φAD ≤ 4 MI            | Hz                                       | 1.19 | 1.34     | 1.49 | V     |

### Notes:

- 1. Vcc/AVcc = Vref = 2.2 to 5.5 V, Vss = 0 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-currentconsumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.
- 3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

Table 5.4 **Comparator B Electrical Characteristics** 

| Symbol | Parameter                              | Condition          |   | Linit |           |    |
|--------|--|--------------------|---|-------|-----------|----|
| Symbol | Farameter                              | Condition          | Standard         Unit           Min.         Typ.         Max.         Vcc - 1.4         V           0         -         Vcc - 1.4         V           -0.3         -         Vcc + 0.3         V           -         5         100         mV           1 = Vref ± 100 mV         -         0.1         -         us | Offic |           |    |
| Vref   | IVREF1, IVREF3 input reference voltage |                    | 0   | -     | Vcc - 1.4 | V  |
| Vı     | IVCMP1, IVCMP3 input voltage           |                    | -0.3  | -     | Vcc + 0.3 | V  |
| _      | Offset                                 |                    | -   | 5     | 100       | mV |
| td     | Comparator output delay time (2)       | Vı = Vref ± 100 mV | _   | 0.1   | -         | μS |
| Ісмр   | Comparator operating current           | Vcc = 5.0 V        | -   | 17.5  | -         | μΑ |

- Vcc = 2.7 to 5.5 V, T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
   When the digital filter is disabled.

Table 5.5 Flash Memory (Program ROM) Electrical Characteristics

| Cumbal               | Parameter   | Conditions                 |           | Standa | ard                       | Unit  |
|----------------------|---|----------------------------|-----------|--------|---------------------------|-------|
| Symbol               | raiailletei   | Conditions                 | Min.      | Тур.   | Max.                      | Offic |
| _                    | Program/erase endurance (2)   |                            | 1,000 (3) | _      | -                         | times |
| _                    | Byte program time   |                            | -         | 80     | 500                       | μS    |
| _                    | Block erase time  |                            | =         | 0.3    | _                         | S     |
| td(SR-SUS)           | Time delay from suspend request until suspend                       |                            | -         | _      | 5+CPU clock<br>× 3 cycles | ms    |
| _                    | Interval from erase start/restart until following suspend request   |                            | 0         | _      | _                         | μS    |
| _                    | Time from suspend until erase restart                               |                            | -         | _      | 30+CPU clock<br>× 1 cycle | μS    |
| td(CMDRST-<br>READY) | Time from when command is forcibly stopped until reading is enabled |                            | =         | =      | 30+CPU clock<br>× 1 cycle | μS    |
| _                    | Program, erase voltage  |                            | 2.7       | _      | 5.5                       | V     |
| _                    | Read voltage  |                            | 1.8       | -      | 5.5                       | V     |
| =                    | Program, erase temperature  |                            | 0         | -      | 60                        | °C    |
| _                    | Data hold time (7)  | Ambient temperature = 55°C | 20        | -      | _                         | year  |

## Notes:

- 1. Vcc = 2.7 to 5.5 V at  $T_{opr} = 0$  to  $60^{\circ}$ C, unless otherwise specified.
- 2. Definition of programming/erasure endurance
  - The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

- However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Time delay until Suspend

Table 5.6 Voltage Detection 0 Circuit Electrical Characteristics

| Symbol   | Parameter   | Condition   |      | Unit |      |       |
|----------|---|---|------|------|------|-------|
| Syllibol |   |   | Min. | Тур. | Max. | Offic |
| Vdet0    | Voltage detection level Vdet0_0 (2)                               |   | 1.80 | 1.90 | 2.05 | V     |
|          | Voltage detection level Vdet0_1 (2)                               |   | 2.15 | 2.35 | 2.50 | V     |
|          | Voltage detection level Vdet0_2 (2)                               |   | 2.70 | 2.85 | 3.05 | V     |
|          | Voltage detection level Vdet0_3 (2)                               |   | 3.55 | 3.80 | 4.05 | V     |
| _        | Voltage detection 0 circuit response time (4)                     | At the falling of Vcc from 5 V to (Vdet0_0 - 0.1) V | -    | 6    | 150  | μS    |
| =        | Voltage detection circuit self power consumption                  | VCA25 = 1, Vcc = 5.0 V                              | -    | 1.5  | -    | μА    |
| td(E-A)  | Waiting time until voltage detection circuit operation starts (3) |   | -    | -    | 100  | μ\$   |

#### Notes:

- 1. The measurement condition is Vcc = 1.8 V to 5.5 V and  $T_{opr} = -20$  to  $85^{\circ}C$  (N version) / -40 to  $85^{\circ}C$  (D version).
- 2. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.
- 4. Time until the voltage monitor 0 reset is generated after the voltage passes Vdeto.

Table 5.7 Voltage Detection 1 Circuit Electrical Characteristics

| Symbol  | Parameter  | Condition   |      | Standard |      | Unit  |
|---------|--|---|------|----------|------|-------|
| Symbol  | Parameter  | Condition   | Min. | Тур.     | Max. | Offic |
| Vdet1   | Voltage detection level Vdet1_0 (2)                                  | At the falling of Vcc                               | 2.00 | 2.20     | 2.40 | V     |
|         | Voltage detection level Vdet1_1 (2)                                  | At the falling of Vcc                               | 2.15 | 2.35     | 2.55 | V     |
|         | Voltage detection level Vdet1_2 (2)                                  | At the falling of Vcc                               | 2.30 | 2.50     | 2.70 | V     |
|         | Voltage detection level Vdet1_3 (2)                                  | At the falling of Vcc                               | 2.45 | 2.65     | 2.85 | V     |
|         | Voltage detection level Vdet1_4 (2)                                  | At the falling of Vcc                               | 2.60 | 2.80     | 3.00 | V     |
|         | Voltage detection level Vdet1_5 (2)                                  | At the falling of Vcc                               | 2.75 | 2.95     | 3.15 | V     |
|         | Voltage detection level Vdet1_6 (2)                                  | At the falling of Vcc                               | 2.85 | 3.10     | 3.40 | V     |
|         | Voltage detection level Vdet1_7 (2)                                  | At the falling of Vcc                               | 3.00 | 3.25     | 3.55 | V     |
|         | Voltage detection level Vdet1_8 (2)                                  | At the falling of Vcc                               | 3.15 | 3.40     | 3.70 | V     |
|         | Voltage detection level Vdet1_9 (2)                                  | At the falling of Vcc                               | 3.30 | 3.55     | 3.85 | V     |
|         | Voltage detection level Vdet1_A (2)                                  | At the falling of Vcc                               | 3.45 | 3.70     | 4.00 | V     |
|         | Voltage detection level Vdet1_B (2)                                  | At the falling of Vcc                               | 3.60 | 3.85     | 4.15 | V     |
|         | Voltage detection level Vdet1_C (2)                                  | At the falling of Vcc                               | 3.75 | 4.00     | 4.30 | V     |
|         | Voltage detection level Vdet1_D (2)                                  | At the falling of Vcc                               | 3.90 | 4.15     | 4.45 | V     |
|         | Voltage detection level Vdet1_E (2)                                  | At the falling of Vcc                               | 4.05 | 4.30     | 4.60 | V     |
|         | Voltage detection level Vdet1_F (2)                                  | At the falling of Vcc                               | 4.20 | 4.45     | 4.75 | V     |
| =       | Hysteresis width at the rising of Vcc in voltage detection 1 circuit | Vdet1_0 to Vdet1_5 selected                         | _    | 0.07     | -    | V     |
|         |  | Vdet1_6 to Vdet1_F selected                         | _    | 0.10     | -    | V     |
| =       | Voltage detection 1 circuit response time (3)                        | At the falling of Vcc from 5 V to (Vdet1_0 - 0.1) V | _    | 60       | 150  | μS    |
| =       | Voltage detection circuit self power consumption                     | VCA26 = 1, Vcc = 5.0 V                              | -    | 1.7      | -    | μΑ    |
| td(E-A) | Waiting time until voltage detection circuit operation starts (4)    |   | =    | =        | 100  | μS    |

## Notes:

- 1. The measurement condition is Vcc = 1.8 V to 5.5 V and Topr = -20 to  $85^{\circ}C$  (N version) / -40 to  $85^{\circ}C$  (D version).
- 2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
- 3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes V<sub>det1</sub>.
- 4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

Table 5.8 Voltage Detection 2 Circuit Electrical Characteristics

| Symbol   | Parameter  | Condition   |      | Unit |      |       |
|----------|--|---|------|------|------|-------|
| Syllibol | Faranielei   | Condition   | Min. | Тур. | Max. | Offic |
| Vdet2    | Voltage detection level Vdet2_0                                      | At the falling of Vcc                               | 3.70 | 4.00 | 4.30 | V     |
| _        | Hysteresis width at the rising of Vcc in voltage detection 2 circuit |   | -    | 0.10 | -    | V     |
| _        | Voltage detection 2 circuit response time (2)                        | At the falling of Vcc from 5 V to (Vdet2_0 - 0.1) V | -    | 20   | 150  | μS    |
| _        | Voltage detection circuit self power consumption                     | VCA27 = 1, Vcc = 5.0 V                              | -    | 1.7  | -    | μА    |
| td(E-A)  | Waiting time until voltage detection circuit operation starts (3)    |   | -    | -    | 100  | μS    |

### Notes:


- 1. The measurement condition is Vcc = 1.8 V to 5.5 V and  $T_{opr} = -20$  to  $85^{\circ}C$  (N version) / -40 to  $85^{\circ}C$  (D version).
- 2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.9 Power-on Reset Circuit (2)

| Symbol   | Parameter                        | Condition |      | Standard | Unit  |         |
|----------|----------------------------------|-----------|------|----------|-------|---------|
| Syllibol | Falanetei                        | Condition | Min. | Тур.     | Max.  | Offic   |
| trth     | External power Vcc rise gradient | (1)       | 0    | -        | 50000 | mV/msec |

#### Notes:

- 1. The measurement condition is Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.



#### Notes

- Vdeto indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6. Voltage Detection Circuit of Hardware Manual (REJ09B0518) for details.
- 2. tw(por) indicates the duration the external power Vcc must be held below the valid voltage (0.5 V) to enable a power-on reset. When turning on the power after it falls with voltage monitor 0 reset enabled, maintain tw(por) for 1 ms or more.

Figure 5.3 Power-on Reset Circuit Electrical Characteristics

Table 5.10 High-speed On-Chip Oscillator Circuit Electrical Characteristics

| Cymbol | Parameter  | Condition   |        | Standard |        | Unit |
|--------|--|---|--------|----------|--------|------|
| Symbol | Farameter  | Condition   | Min.   | Тур.     | Max.   |      |
| _      | High-speed on-chip oscillator frequency after reset  | $ \begin{array}{l} \text{VCC} = 1.8 \text{ V to } 5.5 \text{ V} \\ -20^{\circ}\text{C} \leq \text{Topr} \leq 85^{\circ}\text{C} \end{array} $ | 38.4   | 40       | 41.6   | MHz  |
|        |  | VCC = 1.8  V to  5.5  V<br>-40°C \le Topr \le 85°C  | 38.0   | 40       | 42.0   | MHz  |
|        | High-speed on-chip oscillator frequency when<br>the FRA4 register correction value is written into<br>the FRA1 register and the FRA5 register<br>correction value into the FRA3 register (2) | VCC = 1.8  V to  5.5  V<br>$-20^{\circ}\text{C} \leq \text{Topr} \leq 85^{\circ}\text{C}$   | 35.389 | 36.864   | 38.338 | MHz  |
|        |  | $VCC = 1.8 \text{ V to } 5.5 \text{ V}$ $-40^{\circ}\text{C} \leq T_{opr} \leq 85^{\circ}\text{C}$  | 35.020 | 36.864   | 38.707 | MHz  |
|        | High-speed on-chip oscillator frequency when the FRA6 register correction value is written into  | VCC = 1.8  V to  5.5  V<br>$-20^{\circ}\text{C} \leq \text{Topr} \leq 85^{\circ}\text{C}$   | 30.72  | 32       | 33.28  | MHz  |
|        | ii lii ii EDAO   | Vcc = 1.8 V to 5.5 V<br>-40°C ≤ Topr ≤ 85°C   | 30.40  | 32       | 33.60  | MHz  |
| _      | Oscillation stability time   | Vcc = 5.0 V, Topr = 25°C  | -      | 0.5      | 3      | ms   |
| [-     | Self power consumption at oscillation  | Vcc = 5.0 V, Topr = 25°C  | =      | 400      | =      | μΑ   |

#### Notes:

- 1. VCC = 1.8 to 5.5 V,  $T_{Opr} = -20 \text{ to } 85^{\circ}\text{C}$  (N version)  $/ -40 \text{ to } 85^{\circ}\text{C}$  (D version), unless otherwise specified.
- 2. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 5.11 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

| Symbol   | Parameter                              | Condition                |      | Unit |      |       |
|----------|--|--------------------------|------|------|------|-------|
| Syllibol | Farameter                              | Condition                | Min. | Тур. | Max. | Offit |
| fOCO-S   | Low-speed on-chip oscillator frequency |                          | 60   | 125  | 250  | kHz   |
| _        | Oscillation stability time             | Vcc = 5.0 V, Topr = 25°C | =    | 30   | 100  | μS    |
| -        | Self power consumption at oscillation  | Vcc = 5.0 V, Topr = 25°C | -    | 2    | -    | μΑ    |

### Note:

1. Vcc = 1.8 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

**Table 5.12 Power Supply Circuit Timing Characteristics** 

| Symbol   | Parameter   | Condition | ,    | Standard | t    | Unit |
|----------|---|-----------|------|----------|------|------|
| Syllibol | r didilietei  | Condition | Min. | Тур.     | Max. | Uill |
| td(P-R)  | Time for internal power supply stabilization during |           | -    | -        | 2000 | μS   |
|          | power-on (2)  |           |      |          |      |      |

### Notes:

- 1. The measurement condition is Vcc = 1.8 to 5.5 V and  $T_{opr}$  = 25°C.
- 2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

Table 5.13 Electrical Characteristics (1) [4.2 V  $\leq$  Vcc  $\leq$  5.5 V]

| Symbol  |                     | Parameter  | Condition                    |               | St        | tandard |      | Unit |
|---------|---------------------|--|------------------------------|---------------|-----------|---------|------|------|
| Symbol  |                     | Parameter  | Condition                    |               | Min.      | Тур.    | Max. | Unit |
| Vон     | Output "H"          | Other than XOUT  | Drive capacity High Vcc = 5V | lон = −20 mA  | Vcc - 2.0 | =       | Vcc  | V    |
|         | voltage             |  | Drive capacity Low Vcc = 5V  | Iон = −5 mA   | Vcc - 2.0 | =       | Vcc  | V    |
|         |                     | XOUT   | Vcc = 5V                     | IOH = -200 μA | 1.0       | =       | Vcc  | V    |
| Vol     | Output "L"          | Other than XOUT  | Drive capacity High Vcc = 5V | IoL = 20 mA   | -         | -       | 2.0  | V    |
|         | voltage             |  | Drive capacity Low Vcc = 5V  | IoL = 5 mA    | -         | -       | 2.0  | V    |
|         |                     | XOUT   | Vcc = 5V                     | IOL = 200 μA  | -         | -       | 0.5  | V    |
| VT+-VT- | Hysteresis          | INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXD0, RXD2, CLK0, CLK2 |                              |               | 0.1       | 1.2     | -    | V    |
| Los     | 1                   | RESET  | \/\ 5\/\/ 50\/               |               |           |         | -    | -    |
| IIH     | Input "H" cu        |  | VI = 5 V, VCC = 5.0V         |               | -         | _       | 5.0  | μA   |
| lıL     | Input "L" cu        |  | VI = 0 V, VCC = 5.0V         |               | _         | _       | -5.0 | μA   |
| RPULLUP | Pull-up resi        |  | VI = 0 V, $VCC = 5.0V$       |               | 25        | 50      | 100  | kΩ   |
| RfXIN   | Feedback resistance | XIN  |                              |               | =         | 0.3     | -    | ΜΩ   |
| Rfxcin  | Feedback resistance | XCIN   |                              |               | _         | 8       | -    | ΜΩ   |
| VRAM    | RAM hold v          | oltage   | During stop mode             |               | 1.8       | _       | _    | V    |

## Note:

<sup>1.</sup>  $4.2 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$  at  $\text{Topr} = -20 \text{ to } 85^{\circ}\text{C}$  (N version)  $/ -40 \text{ to } 85^{\circ}\text{C}$  (D version), f(XIN) = 20 MHz, unless otherwise specified.

Table 5.14 Electrical Characteristics (2) [3.3 V  $\leq$  Vcc  $\leq$  5.5 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

| 0 1 1  | ъ .  | Parameter Condition                |   |      | Standard | t    |      |
|--------|--|------------------------------------|---|------|----------|------|------|
| Symbol | Parameter  |                                    | Condition   | Min. | Тур.     | Max. | Unit |
| Icc    | Power supply current (Vcc = 3.3 to 5.5 V)                | High-speed clock mode              | XIN = 20 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division   | -    | 6.5      | 15   | mA   |
|        | Single-chip mode,<br>output pins are<br>open, other pins |                                    | XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division  | _    | 5.3      | 12.5 | mA   |
|        | are Vss  |                                    | XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division  | -    | 3.6      | _    | mA   |
|        |  |                                    | XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8  | _    | 3.0      | _    | mA   |
|        |  |                                    | XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8  | _    | 2.2      | _    | mA   |
|        |  |                                    | XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8  | _    | 1.5      | _    | mA   |
|        |  | High-speed on-chip oscillator mode | XIN clock off<br>High-speed on-chip oscillator on fOCO-F = 20 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>No division   | -    | 7.0      | 15   | mA   |
|        |  |                                    | XIN clock off<br>High-speed on-chip oscillator on fOCO-F = 20 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8   | -    | 3.0      | _    | mA   |
|        |  |                                    | XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTTRC = 1   | -    | 1        | _    | mA   |
|        |  | Low-speed on-chip oscillator mode  | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8, FMR27 = 1, VCA20 = 0  | _    | 90       | 400  | μА   |
|        |  | Low-speed clock mode               | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0   | _    | 85       | 400  | μА   |
|        |  |                                    | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0                      | -    | 47       | -    | μА   |
|        |  | Wait mode                          | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1                      | _    | 15       | 100  | μА   |
|        |  |                                    | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1                            | _    | 4        | 90   | μА   |
|        |  |                                    | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 | _    | 3.5      | -    | μА   |
|        |  | Stop mode                          | XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0   | _    | 2.0      | 5.0  | μА   |
|        |  |                                    | XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0   | -    | 5.0      | _    | μА   |

## Timing Requirements (Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C)

Table 5.15 External clock input (XOUT, XCIN)

| Symbol    | Doromotor             | Stan | Unit |      |
|-----------|-----------------------|------|------|------|
|           | Parameter             | Min. | Max. | Unit |
| tc(XOUT)  | XOUT input cycle time | 50   | -    | ns   |
| twh(xout) | XOUT input "H" width  | 24   | -    | ns   |
| twl(xout) | XOUT input "L" width  | 24   | =    | ns   |
| tc(XCIN)  | XCIN input cycle time | 14   | =    | μS   |
| twh(xcin) | XCIN input "H" width  | 7    | =    | μS   |
| twl(xcin) | XCIN input "L" width  | 7    | _    | μS   |




Figure 5.4 External Clock Input Timing Diagram when Vcc = 5 V

Table 5.16 TRAIO Input

| Symbol     | Parameter              |     | Standard |      |  |
|------------|------------------------|-----|----------|------|--|
|            |                        |     | Max.     | Unit |  |
| tc(TRAIO)  | TRAIO input cycle time | 100 | =        | ns   |  |
| twh(traio) | TRAIO input "H" width  | 40  | -        | ns   |  |
| tWL(TRAIO) | TRAIO input "L" width  | 40  | _        | ns   |  |




Figure 5.5 TRAIO Input Timing Diagram when Vcc = 5 V

| <b>Table 5.17</b> | Serial | Interface  |
|-------------------|--------|------------|
| Iable J. I /      | Jenai  | IIIICIIace |

| Symbol   | Parameter              |      | Standard |      |  |
|----------|------------------------|------|----------|------|--|
|          | Farameter              | Min. | Max.     | Unit |  |
| tc(CK)   | CLKi input cycle time  | 200  | -        | ns   |  |
| tW(CKH)  | CLKi input "H" width   | 100  | =        | ns   |  |
| tW(CKL)  | CLKi input "L" width   | 100  | =        | ns   |  |
| td(C-Q)  | TXDi output delay time | -    | 50       | ns   |  |
| th(C-Q)  | TXDi hold time         | 0    | =        | ns   |  |
| tsu(D-C) | RXDi input setup time  | 50   | =        | ns   |  |
| th(C-D)  | RXDi input hold time   | 90   | -        | ns   |  |

i = 0, 2




Figure 5.6 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.18 External Interrupt  $\overline{\text{INTi}}$  (i = 0, 1, 3) Input, Key Input Interrupt  $\overline{\text{Kli}}$  (i = 0 to 3)

| Symbol  | Parameter                                 |                    | Standard |      |  |
|---------|---|--------------------|----------|------|--|
| Symbol  |   | Min.               | Max.     | Unit |  |
| tw(INH) | ĪNTi input "H" width, Kli input "H" width | 250 (1)            | -        | ns   |  |
| tw(INL) | INTi input "L" width, Kli input "L" width | 250 <sup>(2)</sup> | -        | ns   |  |

### Notes:

- 1. When selecting the digital filter by the  $\overline{\text{INTi}}$  input filter select bit, use an  $\overline{\text{INTi}}$  input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the  $\overline{\text{INTi}}$  input filter select bit, use an  $\overline{\text{INTi}}$  input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.7 Input Timing for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 5 V

Table 5.19 Electrical Characteristics (3) [2.7 V  $\leq$  Vcc < 4.2 V]

| Symbol  | Por                 | ameter   | Conditi               | on            | S         | tandard   |      | Unit |
|---------|---------------------|--|-----------------------|---------------|-----------|-----------|------|------|
| Symbol  | Par                 | ameter   | Conditi               | OH            | Min.      | Тур. Мах. |      | Unit |
| Vон     | Output "H" voltage  | Other than XOUT  | Drive capacity High   | Iон = −5 mA   | Vcc - 0.5 | =         | Vcc  | V    |
|         |                     |  | Drive capacity Low    | IOH = −1 mA   | Vcc - 0.5 | =         | Vcc  | V    |
|         |                     | XOUT   |                       | IOH = -200 μA | 1.0       | =         | Vcc  | V    |
| Vol     | Output "L" voltage  | Other than XOUT  | Drive capacity High   | IoL = 5 mA    | =         | =         | 0.5  | V    |
|         |                     |  | Drive capacity Low    | IOL = 1 mA    | =         | =         | 0.5  | V    |
|         |                     | XOUT   |                       | IOL = 200 μA  | =         | =         | 0.5  | V    |
| VT+-VT- | Hysteresis          | INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXD0, RXD2, CLK0, CLK2 | Vcc = 3.0 V           |               | 0.1       | 0.4       | -    | V    |
|         |                     | RESET  | Vcc = 3.0 V           |               | 0.1       | 0.5       | _    | V    |
| lін     | Input "H" current   |  | VI = 3 V, Vcc = 3.0 V | <b>/</b>      | =         | =         | 4.0  | μА   |
| lıL     | Input "L" current   |  | VI = 0 V, Vcc = 3.0 V | /             | =         | -         | -4.0 | μΑ   |
| RPULLUP | Pull-up resistance  |  | VI = 0 V, Vcc = 3.0 V | /             | 42        | 84        | 168  | kΩ   |
| RfXIN   | Feedback resistance | XIN  |                       |               | _         | 0.3       | _    | МΩ   |
| Rfxcin  | Feedback resistance | XCIN   |                       |               | _         | 8         | _    | МΩ   |
| VRAM    | RAM hold voltage    |  | During stop mode      |               | 1.8       | =         | =    | ٧    |

## Note:

<sup>1. 2.7</sup> V ≤ Vcc < 4.2 V at Topr = −20 to 85°C (N version) / −40 to 85°C (D version), f(XIN) = 10 MHz, unless otherwise specified.

Table 5.20 Electrical Characteristics (4) [2.7 V  $\leq$  Vcc < 3.3 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

| Complete | Danamatan   | Parameter Condition                        |   | ,    | Standard | d    | Linit |
|----------|---|--|---|------|----------|------|-------|
| Symbol   | Parameter   |  | Condition   | Min. | Тур.     | Max. | Unit  |
| Icc      | Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, | High-speed clock mode                      | XIN = 10 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division   | 1    | 3.5      | 10   | mA    |
|          | output pins are open, other pins are Vss                    |  | XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8  | -    | 1.5      | 7.5  | mA    |
|          |   | High-speed on-chip oscillator              | XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division  | =    | 7.0      | 15   | mA    |
|          |   | mode                                       | XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8  | -    | 3.0      | =    | mA    |
|          |   |  | XIN clock off<br>High-speed on-chip oscillator on fOCO-F = 10 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>No division   | ı    | 4.0      | -    | mA    |
|          |   |  | XIN clock off<br>High-speed on-chip oscillator on fOCO-F = 10 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8   | l    | 1.5      | -    | mA    |
|          |   |  | XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTTRC = 1   | 1    | 1        | _    | mA    |
|          |   | Low-speed<br>on-chip<br>oscillator<br>mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0   | =    | 90       | 390  | μА    |
|          |   | Low-speed clock mode                       | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0   | =    | 80       | 400  | μА    |
|          |   |  | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0  | =    | 40       | =    | μА    |
|          |   | Wait mode                                  | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1  | -    | 15       | 90   | μА    |
|          |   |  | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1  | _    | 4        | 80   | μА    |
|          |   |  | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1   | -    | 3.5      | _    | μА    |
|          |   | Stop mode                                  | XIN clock off, Topr = 25°C<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>CM10 = 1<br>Peripheral clock off<br>VCA27 = VCA26 = VCA25 = 0  | -    | 2.0      | 5.0  | μА    |
|          |   |  | VOXED = VOXED | _    | 5.0      | _    | μА    |

## Timing Requirements (Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C)

Table 5.21 External clock input (XOUT, XCIN)

| Symbol    | Parameter             | Stan | Unit |      |
|-----------|-----------------------|------|------|------|
|           | Parameter             |      | Max. | Unit |
| tc(XOUT)  | XOUT input cycle time | 50   | -    | ns   |
| twh(xout) | XOUT input "H" width  | 24   | -    | ns   |
| twl(xout) | XOUT input "L" width  | 24   | =    | ns   |
| tc(XCIN)  | XCIN input cycle time | 14   | =    | μS   |
| twh(xcin) | XCIN input "H" width  | 7    | =    | μS   |
| twl(xcin) | XCIN input "L" width  | 7    | _    | μS   |




Figure 5.8 External Clock Input Timing Diagram when Vcc = 3 V

Table 5.22 TRAIO Input

| Symbol     | Parameter              |     | Standard |      |  |
|------------|------------------------|-----|----------|------|--|
|            |                        |     | Max.     | Unit |  |
| tc(TRAIO)  | TRAIO input cycle time | 300 | =        | ns   |  |
| twh(traio) | TRAIO input "H" width  | 120 | =        | ns   |  |
| tWL(TRAIO) | TRAIO input "L" width  | 120 |          | ns   |  |




Figure 5.9 TRAIO Input Timing Diagram when Vcc = 3 V

Table 5.23 Serial Interface

| Symbol   | Parameter              |      | Standard |      |  |
|----------|------------------------|------|----------|------|--|
| Syllibol | Faidilletei            | Min. | Max.     | Unit |  |
| tc(CK)   | CLKi input cycle time  | 300  | -        | ns   |  |
| tw(ckh)  | CLKi input "H" width   | 150  | -        | ns   |  |
| tW(CKL)  | CLKi Input "L" width   |      | -        | ns   |  |
| td(C-Q)  | TXDi output delay time | -    | 80       | ns   |  |
| th(C-Q)  | TXDi hold time         | 0    | -        | ns   |  |
| tsu(D-C) | RXDi input setup time  | 70   | -        | ns   |  |
| th(C-D)  | RXDi input hold time   | 90   | -        | ns   |  |

i = 0, 2




Figure 5.10 Serial Interface Timing Diagram when Vcc = 3 V

Table 5.24 External Interrupt  $\overline{\text{INTi}}$  (i = 0, 1, 3) Input, Key Input Interrupt  $\overline{\text{Kli}}$  (i = 0 to 3)

| Symbol  | Parameter                                 |         | Standard |      |  |
|---------|---|---------|----------|------|--|
|         |   |         | Max.     | Unit |  |
| tw(INH) | ĪNTi input "H" width, Kli input "H" width | 380 (1) | -        | ns   |  |
| tw(INL) | INTi input "L" width, Kli input "L" width | 380 (2) | -        | ns   |  |

### Notes:

- 1. When selecting the digital filter by the  $\overline{\text{INTi}}$  input filter select bit, use an  $\overline{\text{INTi}}$  input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the  $\overline{\text{INTi}}$  input filter select bit, use an  $\overline{\text{INTi}}$  input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.11 Input Timing for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 3 V

Table 5.25 Electrical Characteristics (5) [1.8 V  $\leq$  Vcc < 2.7 V]

| Symbol  | Parameter           |  | Condition               |                    | Standard  |      |      | Unit  |
|---------|---------------------|--|-------------------------|--------------------|-----------|------|------|-------|
| Symbol  | Pai                 | rameter  | Condition               |                    | Min.      | Тур. | Max. | Offic |
| Vон     | Output "H" voltage  | Other than XOUT  | Drive capacity High     | lон = −2 mA        | Vcc - 0.5 | =    | Vcc  | V     |
|         |                     |  | Drive capacity Low      | IOH = −1 mA        | Vcc - 0.5 | =    | Vcc  | V     |
|         |                     | XOUT   |                         | $IOH = -200 \mu A$ | 1.0       | -    | Vcc  | V     |
| Vol     | Output "L" voltage  | Other than XOUT  | Drive capacity High     | IoL = 2 mA         | -         | -    | 0.5  | V     |
|         |                     |  | Drive capacity Low      | IOL = 1 mA         | -         | =    | 0.5  | V     |
|         |                     | XOUT   |                         | IOL = 200 μA       | -         | =    | 0.5  | V     |
| VT+-VT- | Hysteresis          | INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXD0, RXD2, CLK0, CLK2 |                         |                    | 0.05      | 0.2  | -    | V     |
|         |                     | RESET  |                         |                    | 0.05      | 0.20 | _    | ٧     |
| lін     | Input "H" current   | ·  | VI = 2.2 V, Vcc = 2.2 V |                    | -         | ı    | 4.0  | μΑ    |
| lıL     | Input "L" current   | ·  | VI = 0 V, Vcc = 2.2 V   |                    | -         | ı    | -4.0 | μΑ    |
| RPULLUP | Pull-up resistance  |  | VI = 0 V, VCC = 2.2 V   |                    | 70        | 140  | 300  | kΩ    |
| RfXIN   | Feedback resistance | XIN  |                         |                    | _         | 0.3  | -    | МΩ    |
| RfXCIN  | Feedback resistance | XCIN   |                         |                    | _         | 8    | -    | МΩ    |
| VRAM    | RAM hold voltage    |  | During stop mode        |                    | 1.8       |      | _    | V     |

## Note:

<sup>1. 1.8</sup> V ≤ Vcc < 2.7 V at Topr = −20 to 85°C (N version) / −40 to 85°C (D version), f(XIN) = 5 MHz, unless otherwise specified.

Electrical Characteristics (6) [1.8 V  $\leq$  Vcc < 2.7 V] **Table 5.26** (Topr = -20 to  $85^{\circ}$ C (N version) / -40 to  $85^{\circ}$ C (D version), unless otherwise specified.)

| Symbol     | Parameter  | Condition                                   |   | Standard |      |      | Unit |
|------------|--|---|---|----------|------|------|------|
| - Syllibol | ा वावागान्यम   |   |   | Min.     | Тур. | Max. | Oill |
| Icc        | Power supply current<br>(Vcc = 1.8 to 2.7 V)<br>Single-chip mode,<br>output pins are open, | High-speed clock mode                       | XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division   | _        | 2.2  | =    | mA   |
|            | other pins are Vss   |   | XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8   | -        | 0.8  | -    | mA   |
|            |  | High-speed<br>on-chip<br>oscillator<br>mode | XIN clock off<br>High-speed on-chip oscillator on fOCO-F = 5 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>No division  | _        | 2.5  | 10   | mA   |
|            |  | mode  | XIN clock off<br>High-speed on-chip oscillator on fOCO-F = 5 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8  | _        | 1.7  | _    | mA   |
|            |  |   | XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTTRC = 1   | -        | 1    | -    | mA   |
|            |  | Low-speed<br>on-chip<br>oscillator<br>mode  | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0   | =        | 90   | 300  | μА   |
|            |  | Low-speed clock mode                        | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0   | -        | 80   | 350  | μА   |
|            |  |   | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0                      | -        | 40   | _    | μΑ   |
|            |  | Wait mode                                   | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1                      | _        | 15   | 90   | μА   |
|            |  |   | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1                            | -        | 4    | 80   | μА   |
|            |  |   | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 | -        | 3.5  | _    | μΑ   |
|            |  | Stop mode                                   | XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0   | -        | 2.0  | 5    | μА   |
|            |  |   | XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0   | =        | 5.0  | =    | μА   |

## Timing Requirements (Unless Otherwise Specified: Vcc = 2.2 V, Vss = 0 V at Topr = 25°C)

Table 5.27 External clock input (XOUT, XCIN)

| Symbol    | Parameter             |    | Standard |      |  |
|-----------|-----------------------|----|----------|------|--|
|           |                       |    | Max.     | Unit |  |
| tc(XOUT)  | XOUT input cycle time |    | -        | ns   |  |
| twh(xout) | XOUT input "H" width  |    | -        | ns   |  |
| tWL(XOUT) | XOUT input "L" width  | 90 | -        | ns   |  |
| tc(XCIN)  | XCIN input cycle time | 14 | -        | μS   |  |
| twh(xcin) | XCIN input "H" width  | 7  | =        | μS   |  |
| twl(xcin) | XCIN input "L" width  | 7  | _        | μS   |  |




Figure 5.12 External Clock Input Timing Diagram when Vcc = 2.2 V

Table 5.28 TRAIO Input

| Symbol     | Parameter              |     | Standard |      |  |
|------------|------------------------|-----|----------|------|--|
|            |                        |     | Max.     | Unit |  |
| tc(TRAIO)  | TRAIO input cycle time | 500 | -        | ns   |  |
| tWH(TRAIO) | TRAIO input "H" width  | 200 | -        | ns   |  |
| tWL(TRAIO) | TRAIO input "L" width  | 200 | -        | ns   |  |




Figure 5.13 TRAIO Input Timing Diagram when Vcc = 2.2 V

| <b>Table</b> | 5 29 | Serial | Interface |
|--------------|------|--------|-----------|
|              |      |        |           |

| Symbol   | Parameter              |     | Standard |      |  |
|----------|------------------------|-----|----------|------|--|
|          |                        |     | Max.     | Unit |  |
| tc(CK)   | CLKi input cycle time  | 800 | -        | ns   |  |
| tw(ckh)  | CLKi input "H" width   | 400 | -        | ns   |  |
| tW(CKL)  | CLKi input "L" width   |     | -        | ns   |  |
| td(C-Q)  | TXDi output delay time | -   | 200      | ns   |  |
| th(C-Q)  | TXDi hold time         | 0   | -        | ns   |  |
| tsu(D-C) | RXDi input setup time  | 150 | =        | ns   |  |
| th(C-D)  | RXDi input hold time   | 90  | =        | ns   |  |

i = 0, 2




Figure 5.14 Serial Interface Timing Diagram when Vcc = 2.2 V

Table 5.30 External Interrupt  $\overline{\text{INTi}}$  (i = 0, 1, 3) Input, Key Input Interrupt  $\overline{\text{Kli}}$  (i = 0 to 3)

| Symbol  | Parameter                                 |          | Standard |      |  |
|---------|---|----------|----------|------|--|
|         |   |          | Max.     | Unit |  |
| tw(INH) | ĪNTi input "H" width, Kli input "H" width | 1000 (1) | -        | ns   |  |
| tW(INL) | INTi input "L" width, Kli input "L" width | 1000 (2) | -        | ns   |  |

### Notes:

- 1. When selecting the digital filter by the  $\overline{\text{INTi}}$  input filter select bit, use an  $\overline{\text{INTi}}$  input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.





Figure 5.15 Input Timing for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 2.2 V

R8C/3GD Group Package Dimensions

# **Package Dimensions**

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.



| REVISION HISTORY | R8C/3GD Group Datasheet |
|------------------|-------------------------|
|------------------|-------------------------|

| Rev.   | Date          | Description |  |  |  |
|--------|---------------|-------------|--|--|--|
| i iev. |               | Page        | Summary                                    |  |  |
| 0.01   | Sep. 10, 2009 | _           | First Edition issued                       |  |  |
| 1.00   | Feb. 26, 2010 | All pages   | "Preliminary", "Under development" deleted |  |  |
|        |               | 4           | Table 1.3 revised                          |  |  |
|        |               | 21 to 40    | "5. Electrical Characteristics" added      |  |  |
|        |               |             |  |  |  |

All trademarks and registered trademarks are the property of their respective owners.

Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

  Notes:

  1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.

  2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.

  3. You should not use the products or the technology described in this document in the document for the purpose of military applications, such as the development of weapons of mass and regulations, and procedures required by such laws and regulations.

  4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be producted to change without any prior notice. Before purchasis or liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document, but Renesas as sense on leading whatsoever for any damages incurred as a result of errors or omissions in the information included in this document, but Renesas sales on liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document, but Renesas as sense on leading the suitability of its products for any particular of such information to the informati



## **RENESAS SALES OFFICES**

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

## Renesas Technology America, Inc

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

**Renesas Technology Taiwan Co., Ltd.**10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

**Renesas Technology Korea Co., Ltd.**Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

| L |  |  |  |  |
|---|--|--|--|--|