

# H8S/20103, H8S/20203, H8S/20223 Group

Hardware Manual

Renesas 16-Bit Single-Chip Microcomputer H8S Family / H8S/Tiny Series

| H8S/20103 | R4F20103 |
|-----------|----------|
| H8S/20203 | R4F20203 |
| H8S/20223 | R4F20223 |

All information contained in this material, including products and product specifications at the time of publication of this material, is subject to change by Renesas Technology Corp. without notice. Please review the latest information published by Renesas Technology Corp. through various means, including the Renesas Technology Corp. website (http://www.renesas.com).

Rev.1.00 Revision Date: Oct. 03, 2008

RenesasTechnology www.renesas.com

16

Rev. 1.00 Oct. 03, 2008 Page ii of xxvi



#### Notes regarding these materials

- This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
- 2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
- 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
- 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com )
- 5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
- 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
- 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
- Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below: (1) artificial life support devices or systems
  - (2) surgical implantations
  - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
  - (4) any other purposes that pose a direct threat to human life

Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.

- 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
- 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
- 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
- 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

RENESAS

Rev. 1.00 Oct. 03, 2008 Page iii of xxvi

### General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

 The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do
  not access these addresses; the correct operation of LSI is not guaranteed if they are
  accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different type number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different type numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different type numbers, implement a system-evaluation test for each of the products.

Renesas

## How to Use This Manual

#### 1. Objective and Target Users

This manual was written to explain the hardware functions and electrical characteristics of this LSI to the target users, i.e. those who will be using this LSI in the design of application systems. Target users are expected to understand the fundamentals of electrical circuits, logic circuits, and microcomputers.

This manual is organized in the following items: an overview of the product, descriptions of the CPU, system control functions, and peripheral functions, electrical characteristics of the device, and usage notes.


When designing an application system that includes this LSI, take all points to note into account. Points to note are given in their contexts and at the final part of each section, and in the section giving usage notes.

The list of revisions is a summary of major points of revision or addition for earlier versions. It does not cover all revised items. For details on the revised points, see the actual locations in the manual.

The following documents have been prepared for the H8S/20103 Group, H8S/20203 Group, H8S/20223 Group. Before using any of the documents, please visit our web site to verify that you have the most up-to-date available version of the document.

| Document Type               | Contents   | Document Title   | Document No.     |
|-----------------------------|--|--|------------------|
| Data Sheet                  | Overview of hardware and electrical characteristics  |  | _                |
| Hardware Manual             | Hardware specifications (pin<br>assignments, memory maps,<br>peripheral specifications, electrical<br>characteristics, and timing charts)<br>and descriptions of operation | H8S/20103 Group<br>H8S/20203 Group<br>H8S/20223 Group<br>Hardware Manual | This manual      |
| Software Manual             | Detailed descriptions of the CPU<br>and instruction set  | H8S/2600 Series<br>H8S/2000 Series<br>Software Manual                    | REJ09B0143       |
| Application Note            | Examples of applications and<br>sample programs  | The latest versions are av web site.                                     | ailable from our |
| Renesas Technical<br>Update | Preliminary report on the specifications of a product, document, etc.  |  |                  |

Renesas




#### 2. Description of Numbers and Symbols

Aspects of the notations for register names, bit names, numbers, and symbolic names in this manual are explained below.

| (1)    | Overall notation<br>In descriptions involving the names of bits and bit fields within this manual, the modules and<br>registers to which the bits belong may be clarified by giving the names in the forms<br>"module name"."register name"."bit name" or "register name". "bit name".  |
|--------|---|
| (2)    | Register notation<br>The style "register name"_"instance number" is used in cases where there is more than one<br>instance of the same function or similar functions.<br>[Example] CMCSR_0: Indicates the CMCSR register for the compare-match timer of channel 0.  |
| (3)    | Number notation<br>Binary numbers are given as B'nnnn (B' may be omitted if the number is obviously binary),<br>hexadecimal numbers are given as H'nnnn or 0xnnnn, and decimal numbers are given as nnnn.<br>[Examples] Binary: B'11 or 11<br>Hexadecimal: H'EFA0 or 0xEFA0<br>Decimal: 1234  |
| (4)    | Notation for active-low<br>An overbar on the name indicates that a signal or pin is active-low.<br>[Example] WDTOVF   |
|        | (4) (2)   |
| -      |   |
|        |   |
|        | 14.2.2 Compare Match Control/Status Register_0, _1(CMCSR_0,)CMCSR_1)  |
| L<br>T | CMCSR indicates compare match generation, enables or disables interrupts, and selects the counter<br>out clock. Generation of a WDTOVF ginal or interrupt initializes the TCNT value to 0.  |
|        | 14.3 Operation  |
|        | 14.3.1 Interval Count Operation   |
|        | When an internal clock is selected with the CKS1 and CKS0 bits in CMCSR and the STR bit in CMSTR is set to 1, CMCNT starts incrementing using the selected clock. When the values in CMCNT and the compare match constant register (CMCOR) match, CMCNT if cleared to H'0000) and the CMF flag in CMCSR is set to 1. When the CKS1 and CKS0 bits are set to B'01 at this time, a f/4 clock is selected. |
|        | Rev. 0.50, 10/04, page 416 of 914   |
| L      | (3)   |
|        | Note: The bit names and sentences in the above figure are examples and have nothing to do with the contents of this manual.   |

#### 3. Description of Registers

Each register description includes a bit chart, illustrating the arrangement of bits, and a table of bits, describing the meanings of the bit settings. The standard format and notation for bit charts and tables are described below.



Renesas

4. Description of Abbreviations

The abbreviations used in this manual are listed below.

• Abbreviations specific to this product

| Abbreviation | Description                     |
|--------------|---------------------------------|
| BSC          | Bus controller                  |
| CPG          | Clock pulse generator           |
| INT          | Interrupt controller            |
| SCI          | Serial communications interface |
| TPU          | 16-bit timer pulse unit         |
| WDT          | Watchdog timer                  |

• Abbreviations other than those listed above

| Abbreviation | Description  |
|--------------|--|
| ACIA         | Asynchronous communications interface adapter                              |
| bps          | Bits per second  |
| CRC          | Cyclic redundancy check  |
| DMA          | Direct memory access   |
| DMAC         | Direct memory access controller  |
| GSM          | Global System for Mobile Communications                                    |
| Hi-Z         | High impedance   |
| IEBus        | Inter Equipment Bus (IEBus is a trademark of NEC Electronics Corporation.) |
| I/O          | Input/output   |
| IrDA         | Infrared Data Association  |
| LSB          | Least significant bit  |
| MSB          | Most significant bit   |
| NC           | No connection  |
| PLL          | Phase-locked loop  |
| PWM          | Pulse width modulation   |
| SFR          | Special function register  |
| SIM          | Subscriber Identity Module   |
| UART         | Universal asynchronous receiver/transmitter                                |
| VCO          | Voltage-controlled oscillator  |

All trademarks and registered trademarks are the property of their respective owners.

## Contents

| 1.1       Features       1         1.1.1       Applications       1         1.1.2       Overview of Functions       1         1.3       Block Diagram       8         1.4       Pin Assignments       11         1.4.1       Pin Functions       14         Section 2       CPU       21         2.1       Features       21         2.1.1       Differences between H8S/2600 CPU and H8S/2000 CPU       22         2.1.2       Differences from H8/300 CPU       23         2.1.3       Differences from H8/300 CPU       23         2.1.4       Advanced Mode       24         2.3       Address Space       27         2.4       Register Configuration       31         2.4.1       General Registers       32         2.4.2       Program Counter (PC)       33         2.4.3       Extended Control Register (EXR)       33         2.4.4       Condition-Code Register (CCR)       34         2.5.1       General Register Data Formats       37         2.5.2       Memory Data Formats       37         2.5.1       General Register Data Formats       37         2.5.2       Memory Data Formats <td< th=""><th>Secti</th><th>on 1 Ov</th><th>verview</th><th>1</th></td<> | Secti | on 1 Ov    | verview   | 1  |
|---|-------|------------|---|----|
| 1.1.2Overview of Functions11.2List of Products61.3Block Diagram81.4Pin Assignments111.4.1Pin Functions14Section 2CPU212.1Features212.1.1Differences between H8S/2600 CPU and H8S/2000 CPU222.1.2Differences from H8/300 CPU232.1.3Differences from H8/300 CPU232.1.4Differences from H8/300 H CPU232.2CPU Operating Modes242.3Address Space272.4Register Configuration312.4.1General Registers322.4.2Program Counter (PC)332.4.3Extended Control Register (EXR)332.4.4Condition-Code Register (CCR)342.5.5Data Formats372.5.6Memory Data Formats372.5.7Memory Data Formats372.5.8Instruction Set402.6.1Table of Instructions Classified by Function412.6.2Basic Instruction Formats512.7.4Register Indirect—@ERn532.7.3Register Indirect With Displacement—@(d:16, ERn) or @(d:32, ERn)542.7.4Register Indirect with Dost-Increment or Pre-Decrement—@ERn+ or64   | 1.1   | Features.  |   | 1  |
| 1.2       List of Products       6         1.3       Block Diagram       8         1.4       Pin Assignments       11         1.4.1       Pin Functions       14         Section 2       CPU       21         2.1       Features       21         2.1.2       Differences between H8S/2600 CPU and H8S/2000 CPU       22         2.1.2       Differences from H8/300 CPU       23         2.1.3       Differences from H8/300H CPU       23         2.2       CPU Operating Modes       24         2.2.1       Advanced Mode       24         2.3       Address Space       27         2.4       Register Configuration       31         2.4.1       General Registers       32         2.4.2       Program Counter (PC)       33         2.4.3       Extended Control Register (EXR)       33         2.4.4       Condition-Code Register (CCR)       34         2.4.5       Initial Register Values       36         2.5       Data Formats       37         2.5.1       General Register Data Formats       37         2.5.2       Memory Data Formats       39         2.6       Instruction Set       40 <td></td> <td>1.1.1</td> <td>Applications</td> <td> 1</td>              |       | 1.1.1      | Applications  | 1  |
| 1.3Block Diagram81.4Pin Assignments111.4.1Pin Functions14Section 2CPU212.1Features212.1.1Differences between H8S/2600 CPU and H8S/2000 CPU222.1.2Differences from H8/300 CPU232.1.3Differences from H8/300H CPU232.2CPU Operating Modes242.3Address Space272.4Register Configuration312.4.1General Registers322.4.2Program Counter (PC)332.4.3Extended Control Register (EXR)332.4.4Condition-Code Register (EXR)332.4.5Initial Register Values362.5Data Formats372.5.1General Register Data Formats372.5.2Memory Data Formats392.6Instruction Set402.6.1Table of Instructions Classified by Function412.6.2Basic Instruction Formats512.7Addressing Modes and Effective Address Calculation532.7.1Register Indirect—Rn532.7.2Register Indirect—@ERn532.7.3Register Indirect—@ERn542.7.4Register Indirect with Displacement—@(d:16, ERn) or @(d:32, ERn)54  |       | 1.1.2      | Overview of Functions   | 1  |
| 1.4Pin Assignments111.4.1Pin Functions14Section 2CPU212.1Features212.1.1Differences between H8S/2600 CPU and H8S/2000 CPU222.1.2Differences from H8/300 CPU232.1.3Differences from H8/300H CPU232.2CPU Operating Modes242.1Advanced Mode242.2Advanced Mode242.3Address Space272.4Register Configuration312.4.1General Registers322.4.2Program Counter (PC)332.4.3Extended Control Register (EXR)332.4.4Condition-Code Register (CCR)342.5.1General Register Values362.5Data Formats372.5.1General Register Data Formats372.5.2Memory Data Formats392.6Instruction Set402.6.1Table of Instructions Classified by Function412.6.2Basic Instruction Formats512.7.1Register Direct—Rn532.7.2Register Indirect —@ERn532.7.3Register Indirect —@ERn532.7.4Register Indirect with Displacement—@(d:16, ERn) or @(d:32, ERn)542.7.4Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or64  | 1.2   | List of Pi | roducts   | 6  |
| 1.4.1       Pin Functions       14         Section 2       CPU       21         2.1       Features       21         2.1.1       Differences between H8S/2600 CPU and H8S/2000 CPU       22         2.1.2       Differences from H8/300 CPU       23         2.1.3       Differences from H8/300 CPU       23         2.1.2       Differences from H8/300 CPU       23         2.1.3       Differences from H8/300H CPU       23         2.2       CPU Operating Modes       24         2.1       Advanced Mode       24         2.3       Address Space       27         2.4       Register Configuration       31         2.4.1       General Registers       32         2.4.2       Program Counter (PC)       33         2.4.3       Extended Control Register (EXR)       33         2.4.4       Condition-Code Register (CCR)       34         2.4.5       Initial Register Values       36         2.5       Data Formats       37         2.5.1       General Register Data Formats       37         2.5.2       Memory Data Formats       39         2.6       Instruction Set       40         2.6.1       Table   | 1.3   | Block Di   | agram   | 8  |
| 1.4.1       Pin Functions       14         Section 2       CPU       21         2.1       Features       21         2.1.1       Differences between H8S/2600 CPU and H8S/2000 CPU       22         2.1.2       Differences from H8/300 CPU       23         2.1.3       Differences from H8/300 CPU       23         2.1.2       Differences from H8/300 CPU       23         2.1.3       Differences from H8/300H CPU       23         2.2       CPU Operating Modes       24         2.1       Advanced Mode       24         2.3       Address Space       27         2.4       Register Configuration       31         2.4.1       General Registers       32         2.4.2       Program Counter (PC)       33         2.4.3       Extended Control Register (EXR)       33         2.4.4       Condition-Code Register (CCR)       34         2.4.5       Initial Register Values       36         2.5       Data Formats       37         2.5.1       General Register Data Formats       37         2.5.2       Memory Data Formats       39         2.6       Instruction Set       40         2.6.1       Table   | 1.4   | Pin Assig  | znments   | 11 |
| 2.1       Features       21         2.1.1       Differences between H8S/2600 CPU and H8S/2000 CPU       22         2.1.2       Differences from H8/300 CPU       23         2.1.3       Differences from H8/300H CPU       23         2.2       CPU Operating Modes       24         2.2.1       Advanced Mode       24         2.3       Address Space       27         2.4       Register Configuration       31         2.4.1       General Registers       32         2.4.2       Program Counter (PC)       33         2.4.3       Extended Control Register (EXR)       33         2.4.4       Condition-Code Register (CCR)       34         2.4.5       Initial Register Values       36         2.5       Data Formats       37         2.5.1       General Register Data Formats       37         2.5.2       Memory Data Formats       39         2.6       Instruction Set       40         2.6.1       Table of Instructions Classified by Function       41         2.6.2       Basic Instruction Formats       51         2.7       Addressing Modes and Effective Address Calculation       53         2.7.1       Register Direct—Rn       5                         |       | 1.4.1      | Pin Functions   | 14 |
| 2.1       Features       21         2.1.1       Differences between H8S/2600 CPU and H8S/2000 CPU       22         2.1.2       Differences from H8/300 CPU       23         2.1.3       Differences from H8/300H CPU       23         2.2       CPU Operating Modes       24         2.2.1       Advanced Mode       24         2.3       Address Space       27         2.4       Register Configuration       31         2.4.1       General Registers       32         2.4.2       Program Counter (PC)       33         2.4.3       Extended Control Register (EXR)       33         2.4.4       Condition-Code Register (CCR)       34         2.4.5       Initial Register Values       36         2.5       Data Formats       37         2.5.1       General Register Data Formats       37         2.5.2       Memory Data Formats       39         2.6       Instruction Set       40         2.6.1       Table of Instructions Classified by Function       41         2.6.2       Basic Instruction Formats       51         2.7       Addressing Modes and Effective Address Calculation       53         2.7.1       Register Direct—Rn       5                         | Secti | on 2 CF    | PU  | 21 |
| 2.1.2Differences from H8/300 CPU232.1.3Differences from H8/300H CPU232.2CPU Operating Modes242.3Address Space272.4Register Configuration312.4.1General Registers322.4.2Program Counter (PC)332.4.3Extended Control Register (EXR)332.4.4Condition-Code Register (EXR)342.4.5Initial Register Values362.5Data Formats372.5.1General Register Data Formats372.5.2Memory Data Formats392.6Instruction Set402.6.1Table of Instructions Classified by Function412.6.2Basic Instruction Formats512.7Addressing Modes and Effective Address Calculation532.7.1Register Direct—Rn532.7.2Register Indirect—@ERn532.7.3Register Indirect with Displacement—@(d:16, ERn) or @(d:32, ERn)54   |       |            |   |    |
| 2.1.2Differences from H8/300 CPU232.1.3Differences from H8/300H CPU232.2CPU Operating Modes242.3Address Space272.4Register Configuration312.4.1General Registers322.4.2Program Counter (PC)332.4.3Extended Control Register (EXR)332.4.4Condition-Code Register (EXR)342.4.5Initial Register Values362.5Data Formats372.5.1General Register Data Formats372.5.2Memory Data Formats392.6Instruction Set402.6.1Table of Instructions Classified by Function412.6.2Basic Instruction Formats512.7Addressing Modes and Effective Address Calculation532.7.1Register Direct—Rn532.7.2Register Indirect—@ERn532.7.3Register Indirect with Displacement—@(d:16, ERn) or @(d:32, ERn)54   |       |            |   |    |
| 2.1.3       Differences from H8/300H CPU  |       | 2.1.2      |   |    |
| 2.2       CPU Operating Modes       24         2.2.1       Advanced Mode       24         2.3       Address Space       27         2.4       Register Configuration       31         2.4.1       General Registers       32         2.4.2       Program Counter (PC)       33         2.4.3       Extended Control Register (EXR)       33         2.4.4       Condition-Code Register (CCR)       34         2.4.5       Initial Register Values       36         2.5       Data Formats       37         2.5.1       General Register Data Formats       37         2.5.2       Memory Data Formats       39         2.6       Instruction Set       40         2.6.1       Table of Instructions Classified by Function       41         2.6.2       Basic Instruction Formats       51         2.7       Addressing Modes and Effective Address Calculation       53         2.7.1       Register Indirect—@ERn       53         2.7.2       Register Indirect with Displacement—@(d:16, ERn) or @(d:32, ERn)       54         2.7.4       Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or       \$4  |       | 2.1.3      |   |    |
| 2.2.1       Advanced Mode   | 2.2   | CPU Ope    |   |    |
| 2.3       Address Space   |       |            | 6   |    |
| 2.4       Register Configuration       31         2.4.1       General Registers       32         2.4.2       Program Counter (PC)       33         2.4.3       Extended Control Register (EXR)       33         2.4.4       Condition-Code Register (CCR)       34         2.4.5       Initial Register Values.       36         2.5       Data Formats       37         2.5.1       General Register Data Formats       37         2.5.2       Memory Data Formats       39         2.6       Instruction Set       40         2.6.1       Table of Instructions Classified by Function       41         2.6.2       Basic Instruction Formats       51         2.7       Addressing Modes and Effective Address Calculation       53         2.7.1       Register Direct—Rn       53         2.7.2       Register Indirect —@ERn       53         2.7.3       Register Indirect with Displacement—@(d:16, ERn) or @(d:32, ERn)       54         2.7.4       Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or       \$4   | 2.3   | Address    |   |    |
| 2.4.1       General Registers       32         2.4.2       Program Counter (PC)       33         2.4.3       Extended Control Register (EXR)       33         2.4.4       Condition-Code Register (CCR)       34         2.4.5       Initial Register Values       36         2.5       Data Formats       37         2.5.1       General Register Data Formats       37         2.5.2       Memory Data Formats       37         2.5.3       Memory Data Formats       39         2.6       Instruction Set       40         2.6.1       Table of Instructions Classified by Function       41         2.6.2       Basic Instruction Formats       51         2.7       Addressing Modes and Effective Address Calculation       53         2.7.1       Register Indirect—@ERn       53         2.7.2       Register Indirect—@ERn       53         2.7.3       Register Indirect with Displacement—@(d:16, ERn) or @(d:32, ERn)       54         2.7.4       Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or       \$4  | 2.4   |            |   |    |
| 2.4.2Program Counter (PC)332.4.3Extended Control Register (EXR)332.4.4Condition-Code Register (CCR)342.4.5Initial Register Values362.5Data Formats372.5.1General Register Data Formats372.5.2Memory Data Formats392.6Instruction Set402.6.1Table of Instructions Classified by Function412.6.2Basic Instruction Formats512.7Addressing Modes and Effective Address Calculation532.7.1Register Direct—Rn532.7.2Register Indirect with Displacement—@(d:16, ERn) or @(d:32, ERn)542.7.4Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or54  |       | •          | •   |    |
| 2.4.3Extended Control Register (EXR)332.4.4Condition-Code Register (CCR)342.4.5Initial Register Values362.5Data Formats372.5.1General Register Data Formats372.5.2Memory Data Formats392.6Instruction Set402.6.1Table of Instructions Classified by Function412.6.2Basic Instruction Formats512.7Addressing Modes and Effective Address Calculation532.7.1Register Indirect—Rn532.7.2Register Indirect with Displacement—@(d:16, ERn) or @(d:32, ERn)542.7.4Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or64   |       | 2.4.2      | e e   |    |
| 2.4.4Condition-Code Register (CCR)342.4.5Initial Register Values362.5Data Formats372.5.1General Register Data Formats372.5.2Memory Data Formats392.6Instruction Set402.6.1Table of Instructions Classified by Function412.6.2Basic Instruction Formats512.7Addressing Modes and Effective Address Calculation532.7.1Register Direct—Rn532.7.2Register Indirect with Displacement—@(d:16, ERn) or @(d:32, ERn)542.7.4Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or54   |       | 2.4.3      | 6   |    |
| 2.4.5Initial Register Values  |       | 2.4.4      |   |    |
| 2.5       Data Formats       37         2.5.1       General Register Data Formats       37         2.5.2       Memory Data Formats       39         2.6       Instruction Set       40         2.6.1       Table of Instructions Classified by Function       41         2.6.2       Basic Instruction Formats       51         2.7       Addressing Modes and Effective Address Calculation       53         2.7.1       Register Direct—Rn       53         2.7.2       Register Indirect—@ERn       53         2.7.3       Register Indirect with Displacement—@(d:16, ERn) or @(d:32, ERn)       54         2.7.4       Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or       64  |       | 2.4.5      |   |    |
| 2.5.1General Register Data Formats372.5.2Memory Data Formats392.6Instruction Set402.6.1Table of Instructions Classified by Function412.6.2Basic Instruction Formats512.7Addressing Modes and Effective Address Calculation532.7.1Register Direct—Rn532.7.2Register Indirect—@ERn532.7.3Register Indirect with Displacement—@(d:16, ERn) or @(d:32, ERn)542.7.4Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or<br>@-ERn54  | 2.5   | Data For   | 6   |    |
| 2.5.2Memory Data Formats392.6Instruction Set402.6.1Table of Instructions Classified by Function412.6.2Basic Instruction Formats512.7Addressing Modes and Effective Address Calculation532.7.1Register Direct—Rn532.7.2Register Indirect—@ERn532.7.3Register Indirect with Displacement—@(d:16, ERn) or @(d:32, ERn)542.7.4Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or54   |       |            |   |    |
| 2.6       Instruction Set   |       | 2.5.2      | e e   |    |
| 2.6.1Table of Instructions Classified by Function412.6.2Basic Instruction Formats512.7Addressing Modes and Effective Address Calculation532.7.1Register Direct—Rn532.7.2Register Indirect—@ERn532.7.3Register Indirect with Displacement—@(d:16, ERn) or @(d:32, ERn)542.7.4Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or<br>@-ERn54  | 2.6   | Instructio | •   |    |
| 2.6.2Basic Instruction Formats512.7Addressing Modes and Effective Address Calculation532.7.1Register Direct—Rn532.7.2Register Indirect—@ERn532.7.3Register Indirect with Displacement—@(d:16, ERn) or @(d:32, ERn)542.7.4Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or<br>@-ERn54   |       |            |   |    |
| <ul> <li>2.7 Addressing Modes and Effective Address Calculation</li></ul>   |       | 2.6.2      | •   |    |
| 2.7.1Register Direct—Rn532.7.2Register Indirect—@ERn532.7.3Register Indirect with Displacement—@(d:16, ERn) or @(d:32, ERn)542.7.4Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or<br>@-ERn54  | 2.7   | Addressi   |   |    |
| 2.7.2Register Indirect—@ERn532.7.3Register Indirect with Displacement—@(d:16, ERn) or @(d:32, ERn)542.7.4Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or<br>@-ERn54   |       |            | •   |    |
| <ul> <li>2.7.3 Register Indirect with Displacement—@(d:16, ERn) or @(d:32, ERn)</li></ul>   |       | 2.7.2      | •   |    |
| 2.7.4 Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or<br>@-ERn  |       | 2.7.3      |   |    |
|   |       | 2.7.4      | Register Indirect with Post-Increment or Pre-Decrement-@ERn+ or |    |
|   |       | 2.7.5      |   |    |

|        | 2.7.6      | Immediate—#xx:8, #xx:16, or #xx:32                   | . 55 |
|--------|------------|--|------|
|        | 2.7.7      | Program-Counter Relative—@(d:8, PC) or @(d:16, PC)   | . 55 |
|        | 2.7.8      | Memory Indirect—@@aa:8                               | . 56 |
|        | 2.7.9      | Effective Address Calculation                        | . 57 |
| 2.8    | Processin  | g States   | . 59 |
| 2.9    | Usage No   | otes   | . 61 |
|        | 2.9.1      | TAS Instruction                                      | . 61 |
|        | 2.9.2      | STM and LDM Instructions                             | . 61 |
|        | 2.9.3      | Note on Bit Manipulation Instructions                | . 61 |
|        | 2.9.4      | EEPMOVE Instruction                                  | . 62 |
| Sectio | on 3 Ex    | ception Handling                                     | 63   |
| 3.1    | Exception  | n Handling Types and Priority                        | . 63 |
| 3.2    | Exception  | 1 Handling Sources and Vector Table                  | . 63 |
| 3.3    | Reset      |  | . 64 |
|        | 3.3.1      | Reset Sources  | . 64 |
|        | 3.3.2      | Reset Exception Handling                             | . 67 |
|        | 3.3.3      | Interrupts immediately after Reset                   | . 68 |
|        | 3.3.4      | On-Chip Peripheral Functions after Reset Release     | . 68 |
| 3.4    | Trace Exe  | ception Handling                                     | . 69 |
| 3.5    | Interrupt  | Exception Handling                                   | . 70 |
| 3.6    | Trap Inst  | ruction Exception Handling                           | . 70 |
| 3.7    | Stack Sta  | tus after Exception Handling                         | . 71 |
| 3.8    | Usage No   | ote  | . 72 |
| Sectio | on 4 Int   | errupt Controller                                    | 73   |
| 4.1    | Features.  |  | . 73 |
| 4.2    | Register l | Descriptions   | . 75 |
|        | 4.2.1      | Interrupt Control Register (INTCR)                   | . 76 |
|        | 4.2.2      | Interrupt Priority Registers A to I (IPRA to IPRI)   | . 77 |
|        | 4.2.3      | IRQ Enable Register (IER)                            | . 79 |
|        | 4.2.4      | IRQ Sense Control Register H and L (ISCRH and ISCRL) | . 80 |
|        | 4.2.5      | IRQ Status Register (ISR)                            | . 83 |
|        | 4.2.6      | IRQ Noise Canceler Control Register (INCCR)          | . 84 |
|        | 4.2.7      | Interrupt Vector Offset Register (VOFR)              | . 85 |
|        | 4.2.8      | Event Link Interrupt Control Status Register (ELCSR) | . 86 |
| 4.3    | Interrupt  | Sources  | . 87 |
|        | 4.3.1      | External Interrupt sources                           | . 87 |
|        | 4.3.2      | Internal Interrupts                                  | . 88 |
| 4.4    | Interrupt  | Exception Handling Vector Table                      | . 89 |

| 4.5   | Interrupt | Control Modes and Interrupt Operation                     | 96  |
|-------|-----------|---|-----|
|       | 4.5.1     | Interrupt Control Mode 0                                  |     |
|       | 4.5.2     | Interrupt Control Mode 2                                  |     |
|       | 4.5.3     | Interrupt Exception Handling Sequence                     |     |
|       | 4.5.4     | Interrupt Response Time                                   |     |
|       | 4.5.5     | DTC Activation by Interrupt                               |     |
| 4.6   | Usage N   | otes  |     |
|       | 4.6.1     | Conflict between Interrupt Generation and Disabling       |     |
|       | 4.6.2     | Instructions that Disable Interrupts                      |     |
|       | 4.6.3     | Time when Interrupts are Disabled                         | 104 |
|       | 4.6.4     | Interrupts during Execution of EEPMOV Instruction         |     |
|       | 4.6.5     | Changing PMR, ISCRH, ISCRL and INCCR                      |     |
|       | 4.6.6     | IRQ Status Register (ISR)                                 |     |
|       | 4.6.7     | NMI Pin   |     |
|       |           |   |     |
| Secti | on 5 Cl   | ock Pulse Generator                                       | 107 |
| 5.1   | Overview  | N   |     |
| 5.2   | Register  | Descriptions  |     |
|       | 5.2.1     | Backup Control Register (BACKR)                           | 111 |
|       | 5.2.2     | System Clock Control Register (SYSCCR)                    |     |
|       | 5.2.3     | Power-Down Control Register 1 (LPCR1)                     | 115 |
|       | 5.2.4     | Power-Down Control Register 2 (LPCR2)                     | 117 |
|       | 5.2.5     | Power-Down Control Register 3 (LPCR3)                     |     |
|       | 5.2.6     | OSC Oscillation Settling Control Status Register (OSCCSR) |     |
|       | 5.2.7     | High-Speed OCO Control Register (HOCR)                    |     |
|       | 5.2.8     | High-Speed OCO Trimming Data Protect Register (HOTRMDPR)  |     |
|       | 5.2.9     | High-Speed OCO Trimming Data Register 1 (HOTRMDR1)        |     |
|       | 5.2.10    | High-Speed OCO Trimming Data Register 2 (HOTRMDR2)        |     |
|       | 5.2.11    | High-Speed OCO Trimming Data Register 3 (HOTRMDR3)        |     |
|       | 5.2.12    | High-Speed OCO Trimming Data Register 4 (HOTRMDR4)        |     |
| 5.3   | Operatio  | n of Selection of System Base Clock                       |     |
|       | 5.3.1     | Switching System Base Clock to ohoco                      |     |
|       | 5.3.2     | Switching System Base Clock to osc                        | 131 |
|       | 5.3.3     | Clock Change Timing                                       |     |
|       | 5.3.4     | Backup Operation  |     |
| 5.4   | High-Spe  | eed On-Chip Oscillator                                    | 139 |
|       | 5.4.1     | Procedures for Switching to 32MHz                         |     |
|       | 5.4.2     | Trimming of High-Speed OCO                                |     |
| 5.5   | Main Clo  | ock Oscillator  |     |
|       | 5.5.1     | Connecting Crystal Resonator                              | 142 |

|         | 5.5.2    | Connecting Ceramic Resonator   | 143   |
|---------|----------|--|-------|
|         | 5.5.3    | External Clock Input Method  | 143   |
| 5.6     | Subclock | Generator  | 144   |
|         | 5.6.1    | Connecting 32.768-kHz Crystal Resonator                                | 144   |
|         | 5.6.2    | Pin Connection when not Using Subclock                                 | 144   |
| 5.7     | Prescale |  | 145   |
| 5.8     | Usage N  | otes   | 146   |
|         | 5.8.1    | Note on Resonators   | 146   |
|         | 5.8.2    | Notes on Board Design  | 146   |
| Section | on 6 Po  | wer-Down Modes   | 1/17  |
| 6.1     |          | Descriptions   |       |
| 0.1     | 6.1.1    | Power-Down Control Registers 1, 2, and 3 (LPCR1, LPCR2, LPCR3)         |       |
|         | 6.1.2    | Module Standby Control Registers 1, 2, and 5 (EFCR1, EFCR2, EFCR2)     |       |
|         | 6.1.3    | Module Standby Control Register 2 (MSTCR2)                             |       |
|         | 6.1.4    | Module Standby Control Register 2 (MSTCR2)                             |       |
| 6.2     |          | ansitions and States of LSI  |       |
| 0.2     | 6.2.1    | Active Mode  |       |
|         | 6.2.2    | Sleep Mode   |       |
|         | 6.2.3    | Standby Mode   |       |
| 6.3     |          | ter Clock Division Function  |       |
|         | 6.3.1    | Reset States   |       |
| 6.4     |          | Standby Function   |       |
| 6.5     |          | ider Stop Function   |       |
| 0.0     | 150 51   |  |       |
| Section | on 7 RO  | DM   | . 159 |
| 7.1     | Overview | v  | 159   |
| 7.2     | Block Co | onfiguration   | 160   |
| 7.3     | CPU Rep  | programming Mode   | 163   |
|         | 7.3.1    | EW0 Mode   | 165   |
|         | 7.3.2    | EW1 Mode   | 165   |
| 7.4     | Register | Descriptions   | 166   |
|         | 7.4.1    | Flash Memory Control Register 1 (FLMCR1)                               | 166   |
|         | 7.4.2    | Flash Memory Control Register 2 (FLMCR2)                               | 168   |
|         | 7.4.3    | Flash Memory Data Flash Protect Register (DFPR)                        | 170   |
|         | 7.4.4    | Flash Memory Status Register (FLMSTR)                                  | 171   |
| 7.5     | On-Boar  | d Programming  | 174   |
|         | 7.5.1    | Boot Mode  |       |
|         | 7.5.2    | Specifications of Standard Serial Communication Interface in Boot Mode | 180   |
|         | 7.5.3    | Programming/Erasing in User Mode                                       | 207   |

| 7.6   | Program   | ming/Erasing   |          |
|-------|-----------|--|----------|
|       | 7.6.1     | Software Commands  |          |
| 7.7   | Protectio | on   |          |
|       | 7.7.1     | Software Protection  |          |
|       | 7.7.2     | Lock-Bit Protection  |          |
|       | 7.7.3     | PROM Programmer Protection/Boot Mode Protection                  |          |
| 7.8   | Program   | mer Mode   |          |
| 7.9   | Usage N   | otes   |          |
| Secti | on 8 RA   | AM   | 231      |
| Secti | on 9 Pe   | ripheral I/O Mapping Controller                                  | 233      |
| 9.1   | Register  | Descriptions   |          |
|       | 9.1.1     | Peripheral Function Mapping Register Write-Protect Register (PMC | WPR) 236 |
|       | 9.1.2     | Port Group 1 Peripheral Function Mapping Registers 1 to 4        |          |
|       |           | (PMCRn1 to PMCRn4 (n = 1, 2, 3, 5, and 6))                       |          |
|       | 9.1.3     | Port Group 2 Peripheral Function Mapping Registers 1 to 4        |          |
|       |           | (PMCRn1 to PMCRn4 (n = 8, 9, and A)                              |          |
| 9.2   | Usage N   | otes   |          |
|       | 9.2.1     | Procedures for Setting Multiplexed Port Functions                |          |
|       | 9.2.2     | Notes on Setting PMC Registers                                   |          |
| Secti | on 10 I   | /O Ports   | 267      |
| 10.1  |           |  |          |
| 10.1  | 10.1.1    | Port Mode Register 1 (PMR1)                                      |          |
|       | 10.1.2    | Port Control Register 1 (PCR1)                                   |          |
|       | 10.1.3    | Port Data Register 1 (PDR1)                                      |          |
|       | 10.1.4    | Port Pull-Up Control Register 1 (PUCR1)                          |          |
|       | 10.1.5    | Port Drive Control Register 1 (PDVR1)                            |          |
| 10.2  |           |  |          |
|       | 10.2.1    | Port Mode Register 2 (PMR2)                                      |          |
|       | 10.2.2    | Port Control Register 2 (PCR2)                                   |          |
|       | 10.2.3    | Port Data Register 2 (PDR2)                                      |          |
|       | 10.2.4    | Port Pull-Up Control Register 2 (PUCR2)                          |          |
|       | 10.2.5    | Port Drive Control Register 2 (PDVR2)                            |          |
| 10.3  |           |  |          |
|       | 10.3.1    | Port Mode Register 3 (PMR3)                                      |          |
|       | 10.3.2    | Port Control Register 3 (PCR3)                                   |          |
|       | 10.3.3    | Port Data Register 3 (PDR3)                                      |          |
|       | 10.3.4    | Port Pull-Up Control Register 3 (PUCR3)                          |          |
|       |           |  |          |

|      | 10.3.5  | Port Drive Control Register 3 (PDVR3)   | 284 |
|------|---------|---|-----|
| 10.4 | Port 5  |   | 285 |
|      | 10.4.1  | Port Mode Register 5 (PMR5)             | 286 |
|      | 10.4.2  | Port Control Register 5 (PCR5)          | 287 |
|      | 10.4.3  | Port Data Register 5 (PDR5)             | 288 |
|      | 10.4.4  | Port Pull-Up Control Register 5 (PUCR5) | 289 |
|      | 10.4.5  | Port Drive Control Register 5 (PDVR5)   | 290 |
| 10.5 | Port 6  |   | 291 |
|      | 10.5.1  | Port Mode Register 6 (PMR6)             | 292 |
|      | 10.5.2  | Port Control Register 6 (PCR6)          | 293 |
|      | 10.5.3  | Port Data Register 6 (PDR6)             | 294 |
|      | 10.5.4  | Port Pull-Up Control Register 6 (PUCR6) | 295 |
|      | 10.5.5  | Port Drive Control Register 6 (PDVR6)   | 296 |
| 10.6 | Port 8  |   | 297 |
|      | 10.6.1  | Port Mode Register 8 (PMR8)             | 298 |
|      | 10.6.2  | Port Control Register 8 (PCR8)          | 299 |
|      | 10.6.3  | Port Data Register 8 (PDR8)             | 300 |
|      | 10.6.4  | Port Pull-Up Control Register 8 (PUCR8) | 301 |
|      | 10.6.5  | Port Drive Control Register 8 (PDVR8)   |     |
|      | 10.6.6  | Notes on Using Port 8                   | 302 |
| 10.7 | Port 9  |   | 303 |
|      | 10.7.1  | Port Mode Register 9 (PMR9)             | 304 |
|      | 10.7.2  | Port Control Register 9 (PCR9)          | 305 |
|      | 10.7.3  | Port Data Register 9 (PDR9)             | 306 |
|      | 10.7.4  | Port Pull-Up Control Register 9 (PUCR9) | 307 |
|      | 10.7.5  | Port Drive Control Register 9 (PDVR9)   |     |
| 10.8 | Port A  |   | 309 |
|      | 10.8.1  | Port Mode Register A (PMRA)             | 310 |
|      | 10.8.2  | Port Control Register A (PCRA)          | 311 |
|      | 10.8.3  | Port Data Register A (PDRA)             | 312 |
|      | 10.8.4  | Port Pull-Up Control Register A (PUCRA) | 313 |
|      | 10.8.5  | Port Mode Register A (PMRA)             | 314 |
|      | 10.8.6  | Port Control Register A (PCRA)          | 315 |
|      | 10.8.7  | Port Data Register A (PDRA)             | 316 |
|      | 10.8.8  | Port Pull-Up Control Register A (PUCRA) | 317 |
|      | 10.8.9  | Port Mode Register A (PMRA)             | 318 |
|      | 10.8.10 | Port Control Register A (PCRA)          | 319 |
|      | 10.8.11 | Port Data Register A (PDRA)             | 320 |
|      | 10.8.12 | Port Pull-Up Control Register A (PUCRA) |     |
|      | 10.8.13 | Notes on Using Port A                   | 321 |
|      |         |   |     |

| 10.9   | Port B    |  |     |
|--------|-----------|--|-----|
|        | 10.9.1    | Port Control Register B (PCRB)                 |     |
|        | 10.9.2    | Port Data Register B (PDRB)                    |     |
|        | 10.9.3    | Port Pull-Up Control Register B (PUCRB)        | 325 |
|        | 10.9.4    | Notes on Using Port B                          |     |
| 10.10  | Port J    |  |     |
|        | 10.10.1   | Port Mode Register J (PMRJ)                    |     |
|        | 10.10.2   | Port Control Register J (PCRJ)                 |     |
|        | 10.10.3   | Port Data Register J (PDRJ)                    | 329 |
|        | 10.10.4   | Port Pull-Up Control Register J (PUCRJ)        |     |
| Sectio | on 11 D   | Data Transfer Controller (DTC)                 |     |
| 11.1   |           |  |     |
| 11.2   |           | Descriptions                                   |     |
|        | 11.2.1    | DTC Mode Register A (MRA)                      |     |
|        | 11.2.2    | DTC Mode Register B (MRB)                      |     |
|        | 11.2.3    | DTC Source Address Register (SAR)              |     |
|        | 11.2.4    | DTC Destination Address Register (DAR)         |     |
|        | 11.2.5    | DTC Transfer Count Register A (CRA)            |     |
|        | 11.2.6    | DTC Transfer Count Register B (CRB)            |     |
|        | 11.2.7    | DTC Enable Registers A to H (DTCERA to DTCERH) |     |
|        | 11.2.8    | DTC Vector Register (DTVECR)                   |     |
| 11.3   | Activatio | on Sources                                     |     |
| 11.4   | Location  | of Register Information and DTC Vector Table   |     |
| 11.5   | Operation | <br>n  |     |
|        | 11.5.1    | Normal Mode                                    |     |
|        | 11.5.2    | Repeat Mode                                    |     |
|        | 11.5.3    | Block Transfer Mode                            | 353 |
|        | 11.5.4    | Chain Transfer                                 |     |
|        | 11.5.5    | Interrupt Sources                              | 355 |
|        | 11.5.6    | Operation Timing                               |     |
|        | 11.5.7    | Number of DTC Execution States                 |     |
| 11.6   | Procedur  | es for Using DTC                               | 359 |
|        | 11.6.1    | Activation by Interrupt                        | 359 |
|        | 11.6.2    | Activation by Software                         | 359 |
| 11.7   | Example   | s of Use of the DTC                            |     |
|        | 11.7.1    | Normal Mode                                    |     |
|        | 11.7.2    | Chain Transfer when Transfer Counter = 0       |     |
|        | 11.7.3    | Software Activation                            |     |
| 11.8   | Usage No  | otes   |     |



|       | 11.8.1   | Module Standby Mode Setting                                      |          |
|-------|----------|--|----------|
|       | 11.8.2   | DTCE Bit Setting   |          |
|       | 11.8.3   | DTC Activation by SCI3, IIC2/SSU and A/D Converter Interrupt Sou | rces 364 |
| Secti | on 12 E  | Event Link Controller  |          |
| 12.1  | Overview | N  |          |
| 12.2  | Register | Descriptions   |          |
|       | 12.2.1   | Event Link Control Register (ELCR)                               |          |
|       | 12.2.2   | Event Link Setting Registers 0 to 32 (ELSR0 to ELSR32)           |          |
|       | 12.2.3   | Event Link Option Setting Register A (ELOPA)                     |          |
|       | 12.2.4   | Event Link Option Setting Register B (ELOPB)                     |          |
|       | 12.2.5   | Event Link Option Setting Register C (ELOPC)                     |          |
|       | 12.2.6   | Port-Group Setting Registers 1 and 2 (PGR1 and PGR2)             |          |
|       | 12.2.7   | Port-Group Control Registers 1 and 2 (PGC1 and PGC2)             |          |
|       | 12.2.8   | Port Buffer Registers 1 and 2 (PDBF1 and PDBF2)                  |          |
|       | 12.2.9   | Event Link Port Setting Registers 0 to 3 (PEL0 to PEL3)          |          |
|       | 12.2.10  | Event-Generation Timer Control Register (ELTMCR)                 |          |
|       | 12.2.11  | Event-Generation Timer Interval Setting Register A (ELTMSA)      |          |
|       | 12.2.12  | Event-Generation Timer Interval Setting Register B (ELTMSB)      |          |
|       | 12.2.13  | Event-Generation Timer Delay Selection Register (ELTMDR)         | 383      |
|       | 12.2.14  | ELC Timer Counter (ELTMCNT)                                      |          |
| 12.3  | Operatio | n  |          |
|       | 12.3.1   | Relation between Interrupt Processing and Event Linking          |          |
|       | 12.3.2   | Event Linkage  | 385      |
|       | 12.3.3   | Operation of Peripheral Timer Modules When Event is Input        |          |
|       | 12.3.4   | Operation of A/D and D/A Converters When Event is Input          |          |
|       | 12.3.5   | Port Operation upon Event Input and Event Generation             |          |
|       | 12.3.6   | Event-Generation Timer   | 394      |
|       | 12.3.7   | Procedure for Linking Events                                     | 396      |
| Secti | on 13 T  | imer RA  | 397      |
| 13.1  |          | N  |          |
| 13.2  |          | Descriptions   |          |
| 13.2  | 13.2.1   | Timer RA Control Register (TRACR)                                |          |
|       | 13.2.1   | Timer RA I/O Control Register (TRAIOC)                           |          |
|       | 13.2.2   | Timer RA Mode Register (TRAMR)                                   |          |
|       | 13.2.4   | Timer RA Interrupt Enable Status Register (TRAIR)                |          |
|       | 13.2.4   | Timer RA Prescaler Register (TRAPRE)                             |          |
|       | 13.2.6   | Timer RA Timer Register (TRATR)                                  |          |
| 13.3  |          | n  |          |
|       |          |  |          |



|       | 13.3.1  | Operations Common to Various Modes                               |     |
|-------|---------|--|-----|
|       | 13.3.2  | Timer Mode   |     |
|       | 13.3.3  | Pulse Output Mode  |     |
|       | 13.3.4  | Event Counter Mode   |     |
|       | 13.3.5  | Pulse Width Measurement Mode                                     |     |
|       | 13.3.6  | Pulse Cycle Measurement Mode                                     |     |
|       | 13.3.7  | Operation through an Event Link                                  |     |
| 13.4  | Usage   | Notes  |     |
| Secti | on 14   | Timer RB   | 415 |
| 14.1  |         | ew   |     |
| 14.2  |         | er Descriptions  |     |
| 11.2  | 14.2.1  | Timer RB Control Register (TRBCR)                                |     |
|       | 14.2.2  | Timer RB One-Shot Control Register (TRBOCR)                      |     |
|       | 14.2.3  | Timer RB I/O Control Register (TRBIOC)                           |     |
|       | 14.2.4  | Timer RB Mode Register (TRBMR)                                   |     |
|       | 14.2.5  | Timer RB Interrupt Enable Status Register (TRBIR)                |     |
|       | 14.2.6  | Timer RB Prescaler Register (TRBPRE)                             |     |
|       | 14.2.7  | Timer RB Secondary Register (TRBSC)                              |     |
|       | 14.2.8  | Timer RB Primary Register (TRBPR)                                |     |
| 14.3  |         | ion  |     |
| 14.5  | 14.3.1  | Timer Mode   |     |
|       | 14.3.2  | Programmable Waveform Generation Mode                            |     |
|       | 14.3.3  | Programmable One-Shot Generation Mode                            |     |
|       | 14.3.4  | Programmable Wait One-Shot Generation Mode                       |     |
|       | 14.3.5  | Timing at Which Values Take Effect in Prescaler or Counter Depen |     |
|       | 14.5.5  | TWRC Bit   | •   |
|       | 14.3.6  | TOCNT Settings and Pin State Update Conditions                   |     |
|       | 14.3.7  | Operation through an Event Link.                                 |     |
| 14.4  |         | pt Request   |     |
| 14.5  | -       | Notes  |     |
| 14.5  | 0 suge  |  |     |
| Secti | on 15   | Timer RC   |     |
| 15.1  | Feature | 28   |     |
| 15.2  | Registe | er Descriptions  |     |
|       | 15.2.1  | Timer RC Mode Register (TRCMR)                                   |     |
|       | 15.2.2  | Timer RC Control Register 1 (TRCCR1)                             |     |
|       | 15.2.3  | Timer RC Control Register 2 (TRCCR2)                             |     |
|       | 15.2.4  | Timer RC Interrupt Enable Register (TRCIER)                      |     |
|       | 15.2.5  | Timer RC Status Register (TRCSR)                                 |     |
|       |         |  |     |

|       | 15.2.6           | Timer RC I/O Control Register 0 (TRCIOR0)   | 449 |
|-------|------------------|---|-----|
|       | 15.2.7           | Timer RC I/O Control Register 1 (TRCIOR1)   | 451 |
|       | 15.2.8           | Timer RC Output Enable Register (TRCOER)  | 453 |
|       | 15.2.9           | Timer RC Digital Filtering Function Select Register (TRCDF)                               | 454 |
|       | 15.2.10          | Timer RC A/D Conversion Start Trigger Control Register (TRCADCR)                          | 455 |
|       | 15.2.11          | Timer RC Counter (TRCCNT)   | 456 |
|       | 15.2.12          | General Registers A, B, C, and D (GRA, GRB, GRC, and GRD)                                 | 457 |
| 15.3  | Operation        | n   | 459 |
|       | 15.3.1           | Timer Mode Operation  | 461 |
|       | 15.3.2           | PWM Mode Operation  | 466 |
|       | 15.3.3           | PWM2 Mode Operation   | 471 |
|       | 15.3.4           | Digital Filtering Function for Input Capture Inputs                                       | 477 |
|       | 15.3.5           | A/D Conversion Start Trigger Setting Function   | 478 |
|       | 15.3.6           | Function of Changing Output Pins for GR   | 480 |
|       | 15.3.7           | Operation through an Event Link   | 482 |
| 15.4  | Operation        | n Timing  | 483 |
|       | 15.4.1           | TRCCNT Counting Timing  | 483 |
|       | 15.4.2           | Output Compare Output Timing  | 484 |
|       | 15.4.3           | Input Capture Timing  | 485 |
|       | 15.4.4           | Timing of Counter Clearing by Compare Match   | 485 |
|       | 15.4.5           | Buffer Operation Timing   | 486 |
|       | 15.4.6           | Timing of IMFA to IMFD Flag Setting at Compare Match                                      | 487 |
|       | 15.4.7           | Timing of IMFA to IMFD Setting at Input Capture   | 488 |
|       | 15.4.8           | Timing of Status Flag Clearing  | 489 |
|       | 15.4.9           | Timing of A/D Conversion Start Trigger Generation on Compare Match                        | 490 |
| 15.5  | Usage N          | otes  | 491 |
| Socti | on 16 T          | imer RD   | 405 |
| 16.1  |                  |   |     |
| 16.1  |                  | Descriptions  |     |
| 10.2  | 16.2.1           | Timer RD Start Register (TRDSTR)  |     |
|       | 16.2.1           | Timer RD Mode Register (TRDMDR)   |     |
|       | 16.2.2           | Timer RD PWM Mode Register (TRDPMDR)  |     |
|       | 16.2.3           | Timer RD Function Control Register (TRDFMR)   |     |
|       | 16.2.4           | Timer RD Output Master Enable Register 1 (TRDOER1)  |     |
|       | 16.2.5           | Timer RD Output Master Enable Register 1 (TRDOER1)  |     |
|       |                  | Timer RD Output Waster Enable Register 2 (TRDOER2)  |     |
|       | 16.2.7<br>16.2.8 | Timer RD A/D Conversion Start Trigger Control Register (TRDADCR)                          |     |
|       | 16.2.8           | Timer RD Conversion Start Trigger Control Register (TRDADCR)<br>Timer RD Counter (TRDCNT) |     |
|       | 16.2.9           |   |     |
|       | 10.2.10          | General Registers A, B, C, and D (GRA, GRB, GRC, and GRD)                                 | 317 |



|         | 16.2.11   | Timer RD Control Register (TRDCR)                            |     |
|---------|-----------|--|-----|
|         | 16.2.12   | Timer RD I/O Control Registers (TRDIORA and TRDIORC)         |     |
|         | 16.2.13   | Timer RD Status Register (TRDSR)                             |     |
|         | 16.2.14   | Timer RD Interrupt Enable Register (TRDIER)                  |     |
|         | 16.2.15   | PWM Mode Output Level Control Register (POCR)                |     |
|         | 16.2.16   | Timer RD Digital Filtering Function Select Register (TRDDF)  | 530 |
|         | 16.2.17   | Interface with CPU   |     |
| 16.3    | Operation | n  |     |
|         | 16.3.1    | Counter Operation  |     |
|         | 16.3.2    | Waveform Output by Compare Match                             |     |
|         | 16.3.3    | Input Capture Function                                       |     |
|         | 16.3.4    | Synchronous Operation  | 550 |
|         | 16.3.5    | PWM Mode   | 551 |
|         | 16.3.6    | Reset Synchronous PWM Mode                                   | 557 |
|         | 16.3.7    | Complementary PWM Mode                                       | 561 |
|         | 16.3.8    | PWM3 Mode Operation  |     |
|         | 16.3.9    | Buffer Operation   | 573 |
|         | 16.3.10   | Timer RD Output Timing                                       |     |
|         | 16.3.11   | Digital Filtering Function for Input Capture Inputs          |     |
|         | 16.3.12   | Function of Changing Output Pins for GR                      |     |
|         | 16.3.13   | A/D Conversion Start Trigger Setting Function                |     |
|         | 16.3.14   | Operation by Event Clear                                     | 589 |
| 16.4    | Interrupt | Sources  | 590 |
|         | 16.4.1    | Status Flag Set Timing                                       | 590 |
|         | 16.4.2    | Status Flag Clearing Timing                                  | 592 |
| 16.5    | Usage No  | Dtes   | 592 |
| Section | on 17 T   | ïmer RE  | 603 |
| 17.1    |           |  |     |
| 17.1    |           | Descriptions   |     |
| 17.2    | 17.2.1    | Timer RE Second Data Register/Counter Data Register (TRESEC) |     |
|         | 17.2.1    | Timer RE Minute Data Register/Compare Data Register (TREMIN) |     |
|         | 17.2.3    | Timer RE Hour Data Register (TREHR)                          |     |
|         | 17.2.4    | Timer RE Day-of-Week Data Register (TREWK)                   |     |
|         | 17.2.4    | Timer RE Control Register 1 (TRECR1)                         |     |
|         | 17.2.6    | Timer RE Control Register 2 (TRECR2)                         |     |
|         | 17.2.0    | Timer RE Interrupt Flag Register (TREIFR)                    |     |
|         | 17.2.7    | Timer RE Clock Source Select Register (TRECSR)               |     |
| 17.3    |           | n of Realtime Clock Mode                                     |     |
| 17.5    | 17.3.1    | Initial Settings of Registers after Power-On                 |     |
|         | 17.3.1    | initial settings of Registers after rower-Oll                |     |

|         | 17.3.2  | Initial Setting Procedure   |        |
|---------|---------|---|--------|
|         | 17.3.3  | Data Reading Procedure in Realtime Clock Mode                         |        |
|         | 17.3.4  | Operation in Realtime Clock Mode                                      |        |
| 17.4    | Operat  | ion of Output Compare Mode  |        |
| 17.5    | Interru | pt Sources  |        |
| 17.6    | Usage   | Notes   |        |
| Section | on 18   | Timer RG  |        |
| 18.1    | Feature | 25  |        |
| 18.2    | Registe | er Descriptions   |        |
|         | 18.2.1  | Timer RG Mode Register (TRGMDR)                                       | 631    |
|         | 18.2.2  | Timer RG Counter Control Register (TRGCNTCR)                          |        |
|         | 18.2.3  | Timer RG Control Register (TRGCR)                                     |        |
|         | 18.2.4  | Timer RG I/O Control Register (TRGIOR)                                |        |
|         | 18.2.5  | Timer RG Status Register (TRGSR)                                      | 636    |
|         | 18.2.6  | Timer RG Interrupt Enable Register (TRGIER)                           | 637    |
|         | 18.2.7  | Timer RG Counter (TRGCNT)   | 638    |
|         | 18.2.8  | General Registers A and B (GRA, GRB), GRA and GRB Buffer Reg          | isters |
|         |         | (BRA, BRB)  | 639    |
| 18.3    | Operat  | ion   | 641    |
|         | 18.3.1  | Timer Mode  |        |
|         | 18.3.2  | PWM Mode  |        |
|         | 18.3.3  | Phase Counting Mode   |        |
|         | 18.3.4  | Buffer Operation  |        |
|         | 18.3.5  | Operation through an Event Link                                       | 661    |
|         | 18.3.6  | Digital Filtering Function for Input Capture Inputs                   |        |
| 18.4    | Usage   | Note  |        |
|         | 18.4.1  | Restrictions on Access to Registers when Internal \$40 Clock is Selec | ted as |
|         |         | Counter Clock   |        |
| Sectio  | on 19   | Watchdog Timer (WDT)  |        |
| 19.1    |         | 25  |        |
| 19.2    |         | er Descriptions   |        |
|         | 19.2.1  | Timer Control/Status Register WD (TCSRWD)                             |        |
|         | 19.2.2  | Timer Counter WD (TCWD)   |        |
|         | 19.2.3  | Timer Mode Register WD (TMWD)   |        |
|         | 19.2.4  | Timer Interrupt Control Register WD (TICRWD)                          |        |
|         | 19.2.5  | Timer Interrupt Flag Register WD (TIFRWD)                             |        |
| 19.3    |         | ion   |        |
|         | 19.3.1  | Watchdog Timer Overflow Reset   |        |



|       | 19.3.2    | Watchdog Timer Setting Flow                                       | 673 |
|-------|-----------|---|-----|
|       | 19.3.3    | Watchdog Timer Periodic Interrupt                                 | 674 |
| 19.4  | Usage N   | otes  | 675 |
|       | 19.4.1    | Notes on System Design  | 675 |
|       | 19.4.2    | Notes on Stopping the Watchdog Timer or Switching the Count Clock | 675 |
|       |           |   |     |
| Secti | on 20 S   | Serial Communication Interface 3 (SCI3, IrDA)                     | 677 |
| 20.1  | Features  |   | 677 |
| 20.2  | Register  | Descriptions  | 682 |
|       | 20.2.1    | Receive Shift Register (RSR)                                      | 683 |
|       | 20.2.2    | Receive Data Register (RDR)                                       | 683 |
|       | 20.2.3    | Transmit Shift Register (TSR)                                     | 683 |
|       | 20.2.4    | Transmit Data Register (TDR)                                      | 684 |
|       | 20.2.5    | Serial Mode Register (SMR)  | 684 |
|       | 20.2.6    | Serial Control Register 3 (SCR3)                                  | 686 |
|       | 20.2.7    | Serial Status Register (SSR)                                      | 688 |
|       | 20.2.8    | Bit Rate Register (BRR)   | 690 |
|       | 20.2.9    | Sampling Mode Register (SPMR)                                     | 695 |
|       | 20.2.10   | IrDA Control Register (IrCR)                                      | 695 |
| 20.3  | Operatio  | n in Asynchronous Mode  | 697 |
|       | 20.3.1    | Clock   | 697 |
|       | 20.3.2    | SCI3 Initialization   | 698 |
|       | 20.3.3    | Data Transmission   | 700 |
|       | 20.3.4    | Data Reception  | 702 |
| 20.4  | Operatio  | n in Clocked Synchronous Mode                                     | 706 |
|       | 20.4.1    | Clock   | 706 |
|       | 20.4.2    | SCI3 Initialization   | 706 |
|       | 20.4.3    | Data Transmission   | 707 |
|       | 20.4.4    | Data Reception (Clocked Synchronous Mode)                         | 709 |
|       | 20.4.5    | Simultaneous Data Transmission and Reception                      | 711 |
| 20.5  | Multipro  | cessor Communication Function                                     | 713 |
|       | 20.5.1    | Multiprocessor Data Transmission                                  | 714 |
|       | 20.5.2    | Multiprocessor Data Reception                                     | 716 |
| 20.6  | IrDA Op   | peration  | 720 |
|       | 20.6.1    | Transmission  | 721 |
|       | 20.6.2    | Reception   | 721 |
|       | 20.6.3    | High-Level Pulse Width Selection                                  | 722 |
| 20.7  | Noise Ca  | anceler   | 723 |
| 20.8  | Interrupt | Requests  | 724 |
| 20.9  | Usage N   | otes  | 725 |



|       | 20.9.1    | Break Detection and Processing                                     |     |
|-------|-----------|--|-----|
|       | 20.9.2    | Mark State and Break Sending                                       |     |
|       | 20.9.3    | Receive Error Flags and Transmit Operations                        |     |
|       |           | (Clocked Synchronous Mode Only)                                    |     |
|       | 20.9.4    | Receive Data Sampling Timing and Reception Margin in               |     |
|       |           | Asynchronous Mode  |     |
|       | 20.9.5    | Relation between Writes to TDR and TDRE Flag                       |     |
|       | 20.9.6    | Restrictions on Using DTC  |     |
| Secti | ion 21 I  | <sup>2</sup> C Bus Interface 2 (IIC2)                              | 729 |
| 21.1  |           |  |     |
| 21.2  | Register  | Descriptions   |     |
|       | 21.2.1    | IIC2/SSU Select Register (ICSUSR)                                  |     |
|       | 21.2.2    | I <sup>2</sup> C Bus Control Register 1 (ICCR1)                    |     |
|       | 21.2.3    | I <sup>2</sup> C Bus Control Register 2 (ICCR2)                    |     |
|       | 21.2.4    | I <sup>2</sup> C Bus Mode Register (ICMR)                          |     |
|       | 21.2.5    | I <sup>2</sup> C Bus Interrupt Enable Register (ICIER)             |     |
|       | 21.2.6    | I <sup>2</sup> C Bus Status Register (ICSR)                        |     |
|       | 21.2.7    | Slave Address Register (SAR)                                       |     |
|       | 21.2.8    | I <sup>2</sup> C Bus Transmit Data Register (ICDRT)                |     |
|       | 21.2.9    | I <sup>2</sup> C Bus Receive Data Register (ICDRR)                 |     |
|       | 21.2.10   | I <sup>2</sup> C Bus Shift Register (ICDRS)                        |     |
| 21.3  | Operatio  | n  |     |
|       | 21.3.1    | I <sup>2</sup> C Bus Format  |     |
|       | 21.3.2    | Master Transmit Operation  |     |
|       | 21.3.3    | Master Receive Operation   |     |
|       | 21.3.4    | Slave Transmit Operation   |     |
|       | 21.3.5    | Slave Receive Operation  |     |
|       | 21.3.6    | Clock Synchronous Serial Format                                    |     |
|       | 21.3.7    | Noise Filter Circuit   | 759 |
|       | 21.3.8    | Example of Use   |     |
| 21.4  | Interrupt | t Request  |     |
| 21.5  | Bit Sync  | hronous Circuit  |     |
| 21.6  | Usage N   | lotes  |     |
|       | 21.6.1    | SCL and SDA pins selected by PMC                                   |     |
|       | 21.6.2    | Restriction on Use of Bit Manipulation Instructions to Set MST and |     |
|       |           | TRS in Multi-Master Usage  |     |
| Secti | ion 22 S  | Synchronous Serial Communication Unit (SSU)                        | 767 |
| 22.1  |           |  |     |



| 22.2   | Register   | Descriptions  |  |
|--|--|---|--|
|  | 22.2.1   | IIC2/SSU Select Register (ICSUSR)   |  |
|  | 22.2.2   | SS Control Register H (SSCRH)   |  |
|  | 22.2.3   | SS Control Register L (SSCRL)   |  |
|  | 22.2.4   | SS Mode Register (SSMR)   |  |
|  | 22.2.5   | SS Mode Register 2 (SSMR2)  |  |
|  | 22.2.6   | SS Enable Register (SSER)   |  |
|  | 22.2.7   | SS Status Register (SSSR)   | 777  |
|  | 22.2.8   | SS Receive Data Register (SSRDR)  |  |
|  | 22.2.9   | SS Transmit Data Register (SSTDR)   |  |
|  | 22.2.10  | SS Shift Register (SSTRSR)  |  |
| 22.3   | Operation  | n   |  |
|  | 22.3.1   | Transfer Clock  |  |
|  | 22.3.2   | Relationship between Clock Polarity and Phase, and Data   |  |
|  | 22.3.3   | Relationship between Data Input/Output Pin and Shift Register   |  |
|  | 22.3.4   | Communication Modes and Pin Functions   |  |
|  | 22.3.5   | Operation in Clocked Synchronous Communication Mode   |  |
|  | 22.3.6   | Operation in Four-Line Bus Communication Mode   |  |
|  | 22.3.7   | SCS Pin Control and Arbitration   |  |
| 22.4   | Interrupt  | Requests  |  |
| 22.5   | Usage No   | otes  |  |
|  |  |   |  |
| Section  | on 23 F  | Iardware LIN  | 801  |
|  |  |   |  |
| 23.1   | Overview   | v   | 801  |
| 23.1<br>23.2   | Overview   | Configuration   |  |
|  | Overview   | Configuration<br>LIN Control Register (LINCR)   |  |
|  | Overview<br>Register<br>23.2.1<br>23.2.2   | Configuration<br>LIN Control Register (LINCR)<br>LIN Status Register (LINST)  |  |
|  | Overview<br>Register<br>23.2.1<br>23.2.2   | Configuration<br>LIN Control Register (LINCR)   |  |
| 23.2   | Overview<br>Register<br>23.2.1<br>23.2.2   | Configuration<br>LIN Control Register (LINCR)<br>LIN Status Register (LINST)<br>n<br>Master Mode  | 801<br>802<br>802<br>804<br>804<br>805<br>805  |
| 23.2   | Overview<br>Register<br>23.2.1<br>23.2.2<br>Operation  | Configuration<br>LIN Control Register (LINCR)<br>LIN Status Register (LINST)<br>n   | 801<br>802<br>802<br>804<br>804<br>805<br>805  |
| 23.2   | Overview<br>Register<br>23.2.1<br>23.2.2<br>Operation<br>23.3.1  | Configuration<br>LIN Control Register (LINCR)<br>LIN Status Register (LINST)<br>n<br>Master Mode  | 801<br>802<br>802<br>804<br>804<br>805<br>805<br>805<br>805  |
| 23.2   | Overview<br>Register<br>23.2.1<br>23.2.2<br>Operation<br>23.3.1<br>23.3.2  | Configuration<br>LIN Control Register (LINCR)<br>LIN Status Register (LINST)<br>n<br>Master Mode<br>Slave Mode  | 801<br>802<br>802<br>804<br>804<br>805<br>805<br>805<br>808<br>808<br>813  |
| 23.2   | Overview<br>Register<br>23.2.1<br>23.2.2<br>Operation<br>23.3.1<br>23.3.2<br>23.3.3<br>23.3.4                          | Configuration<br>LIN Control Register (LINCR)<br>LIN Status Register (LINST)<br>n<br>Master Mode<br>Slave Mode<br>Bus Conflict Detection Function   | 801<br>802<br>802<br>804<br>804<br>805<br>805<br>805<br>805<br>808<br>813<br>814   |
| 23.2   | Overview<br>Register<br>23.2.1<br>23.2.2<br>Operation<br>23.3.1<br>23.3.2<br>23.3.3<br>23.3.4<br>Interrupt             | Configuration<br>LIN Control Register (LINCR)<br>LIN Status Register (LINST)n<br>Master Mode<br>Slave Mode<br>Bus Conflict Detection Function<br>Terminating Hardware LIN                                     |  |
| <ul> <li>23.2</li> <li>23.3</li> <li>23.4</li> <li>23.5</li> </ul> | Overview<br>Register<br>23.2.1<br>23.2.2<br>Operation<br>23.3.1<br>23.3.2<br>23.3.3<br>23.3.4<br>Interrupt<br>Usage No | Configuration<br>LIN Control Register (LINCR)<br>LIN Status Register (LINST)n<br>Master Mode<br>Slave Mode<br>Bus Conflict Detection Function<br>Terminating Hardware LIN<br>Requests                         | 801<br>802<br>802<br>804<br>804<br>805<br>805<br>805<br>808<br>813<br>814<br>815<br>815  |
| 23.2<br>23.3<br>23.4<br>23.5<br>Sectio                             | Overview<br>Register<br>23.2.1<br>23.2.2<br>Operation<br>23.3.1<br>23.3.2<br>23.3.3<br>23.3.4<br>Interrupt<br>Usage No | Configuration<br>LIN Control Register (LINCR)<br>LIN Status Register (LINST)<br>n<br>Master Mode<br>Slave Mode<br>Bus Conflict Detection Function<br>Terminating Hardware LIN<br>Requests<br>ote              | 801<br>802<br>802<br>804<br>804<br>805<br>805<br>805<br>808<br>813<br>814<br>815<br>815<br>815<br>817                                    |
| 23.2<br>23.3<br>23.4<br>23.5<br>Sectio<br>24.1                     | Overview<br>Register<br>23.2.1<br>23.2.2<br>Operation<br>23.3.1<br>23.3.2<br>23.3.3<br>23.3.4<br>Interrupt<br>Usage No | Configuration<br>LIN Control Register (LINCR)<br>LIN Status Register (LINST)<br>n<br>Master Mode<br>Slave Mode<br>Bus Conflict Detection Function<br>Terminating Hardware LIN<br>Requests<br>ote              |  |
| 23.2<br>23.3<br>23.4<br>23.5<br>Sectio                             | Overview<br>Register<br>23.2.1<br>23.2.2<br>Operation<br>23.3.1<br>23.3.2<br>23.3.3<br>23.3.4<br>Interrupt<br>Usage No | Configuration<br>LIN Control Register (LINCR)<br>LIN Status Register (LINST)n<br>Master Mode<br>Slave Mode<br>Bus Conflict Detection Function<br>Terminating Hardware LIN<br>Requests<br>ote<br>A/D Converter |  |
| 23.2<br>23.3<br>23.4<br>23.5<br>Sectio<br>24.1                     | Overview<br>Register<br>23.2.1<br>23.2.2<br>Operation<br>23.3.1<br>23.3.2<br>23.3.3<br>23.3.4<br>Interrupt<br>Usage No | Configuration<br>LIN Control Register (LINCR)<br>LIN Status Register (LINST)<br>n<br>Master Mode<br>Slave Mode<br>Bus Conflict Detection Function<br>Terminating Hardware LIN<br>Requests<br>ote              | 801<br>802<br>802<br>804<br>804<br>805<br>805<br>805<br>808<br>813<br>813<br>814<br>815<br>815<br>815<br>817<br>817<br>821<br>821<br>822 |

|        | 24.2.3     | A/D Control Register (ADCR)                                    | 825      |
|--------|------------|--|----------|
|        | 24.2.4     | A/D Mode Register (ADMR)                                       |          |
|        | 24.2.5     | Compare Data Register (CMPR)                                   | 828      |
|        | 24.2.6     | Compare Control Status Register (CMPCSR)                       | 830      |
|        | 24.2.7     | Compare Analog Level Registers H and L (CMPVALH and CMPVA      | ALL) 832 |
| 24.3   | Operation  | 1  |          |
| 24.4   | A/D Con    | version Mode Operation   | 835      |
|        | 24.4.1     | Single Mode in A/D Conversion Mode                             |          |
|        | 24.4.2     | Scan Mode in A/D Conversion Mode                               |          |
| 24.5   | Compare    | Mode Operation   | 839      |
|        | 24.5.1     | Single Mode in Compare Mode                                    | 839      |
|        | 24.5.2     | Scan Mode in Comparison Mode                                   |          |
|        | 24.5.3     | Input Sampling and A/D Conversion Time                         |          |
|        | 24.5.4     | External Trigger Input Timing                                  |          |
| 24.6   | Interrupt  | Source   |          |
| 24.7   | A/D Con    | version Accuracy Definitions                                   |          |
| 24.8   | Usage No   | Dtes   |          |
|        | 24.8.1     | Module Standby Mode Setting                                    |          |
|        | 24.8.2     | Permissible Signal Source Impedance                            |          |
|        | 24.8.3     | Influences on Absolute Precision                               |          |
|        | 24.8.4     | Setting Range of Analog Power Supply and Other Pins            |          |
|        | 24.8.5     | Notes on Board Design  |          |
|        | 24.8.6     | Notes on Noise Countermeasures                                 |          |
|        | 24.8.7     | Notes on Analog Input Pins                                     | 850      |
| Sectio | on 25 D    | 0/A Converter  |          |
| 25.1   | Features.  |  | 851      |
| 25.2   | Register 1 | Descriptions   |          |
|        | 25.2.1     | D/A Data Registers 0 and 1 (DADR0 and DADR1)                   |          |
|        | 25.2.2     | D/A Control Register (DACR)                                    | 853      |
| 25.3   | Operation  | 1  | 854      |
| 25.4   | Usage No   | otes   | 856      |
|        | 25.4.1     | Setting for Module Stop Mode                                   | 856      |
|        | 25.4.2     | Operation in Standby Mode                                      | 856      |
| Sectio | on 26 L    | ow-Voltage Detection Circuits                                  |          |
| 26.1   |            |  |          |
| 26.2   |            | Descriptions   |          |
|        | 26.2.1     | Low-Voltage Detection Circuit Control Protect Register (VDCPR) |          |
|        | 26.2.2     | Low-Voltage Detection Circuit 2 Control Register H (LD2CRH)    |          |

|        | 26.2.3 Low-Voltage Detection Circuit 2 Control Register L (LD2CRL) |     |
|--------|--|-----|
|        | 26.2.4 Low-Voltage Detection Circuit 1 Control Register H (LD1CRH) | 865 |
|        | 26.2.5 Low-Voltage Detection Circuit 1 Control Register L (LD1CRL) | 867 |
|        | 26.2.6 Low-Voltage Detection Circuit 0 Control Register H (LD0CRH) | 868 |
|        | 26.2.7 Low-Voltage Detection Circuit 0 Control Register L (LD0CRL) | 869 |
| 26.3   | Operation  | 870 |
|        | 26.3.1 Power-On Reset Function                                     | 870 |
|        | 26.3.2 Low-Voltage Detection Circuit                               | 871 |
| Sectio | on 27 List of Registers  |     |
| 27.1   | Register Addresses (Address Order)                                 |     |
| 27.2   | Register Bits  |     |
| Sectio | on 28 Electrical Characteristics                                   | 915 |
| 28.1   | Absolute Maximum Ratings   |     |
| 28.2   | Electrical Characteristics   |     |
| 20.2   | 28.2.1 Power Supply Voltage and Operating Ranges                   |     |
| 28.3   | DC Characteristics   |     |
| 28.4   | AC Characteristics   |     |
| 28.5   | A/D Converter Characteristics                                      |     |
| 28.6   | D/A Converter Characteristics                                      |     |
| 28.7   | Flash Memory Characteristics                                       |     |
| 28.8   | Electrical Characteristics for Low-Voltage Detection Circuits      |     |
| 28.9   | Electrical Characteristics for Power-On Reset Function             |     |
| 28.10  | Timing Charts  |     |
| 28.11  | Output Load Circuit  |     |
| Anne   | ndix   | 953 |
| A.     | Package Dimensions   |     |
| В.     | Handling of Unused Pins  |     |
| Inder  |  | 050 |
| muex   |  |     |



Rev. 1.00 Oct. 03, 2008 Page xxvi of xxvi



## Section 1 Overview

### 1.1 Features

The H8S/Tiny series is a 16-bit CISC (complex instruction set computer) microcontroller, each member of the H8S/Tiny series has the powerful H8S/2000 CPU with an internal 32-bit architecture as its core. The H8S/2000 CPU provides upwards-compatibility with the other members of the Renesas Technology H8 Family: H8/300, H8/300H Tiny and H8/300H.

The on-chip peripheral function modules include a data transfer controller, event link controller, serial communication interface, I<sup>2</sup>C bus interface 2, synchronous serial communication unit, hardware LIN communication interface, A/D and D/A converters, low-voltage detection circuit, and versatile timers. These modules realize low-cost systems. The power consumption of these modules can be controlled dynamically using power-down modes.

#### 1.1.1 Applications

Examples of the applications include home appliances, office automation equipment, consumer equipment, and industrial equipment.

#### 1.1.2 Overview of Functions

Table 1.1 lists the specifications of the products of this series.

#### Table 1.1Overview of Functions

| Classification | Module/<br>Function | D | escription                                 |
|----------------|---------------------|---|--|
| Memory         | ROM                 | • | Flash memory version                       |
|                |                     |   | Program memory: 128 kbytes or 96 kbytes    |
|                |                     |   | Number of program/erase times: 1000 times  |
|                |                     |   | Data flash: 4 kbytes $\times$ two blocks   |
|                |                     |   | Number of program/erase times: 10000 times |
|                | RAM                 | • | Capacity: 8 kbytes                         |



| Classification | Module/<br>Function               | Description  |
|----------------|-----------------------------------|--|
| CPU            | CPU                               | <ul> <li>16-bit high-speed H8S/2000 CPU (CISC type)<br/>Upwardly compatible with H8/300 and H8/300H CPUs at object<br/>level</li> <li>General-register architecture (sixteen 16-bit general registers)</li> <li>Eight addressing modes</li> <li>16-Mbyte address space <ul> <li>Program: 16 Mbytes available</li> <li>Data: 16 Mbytes available</li> </ul> </li> <li>65 basic instructions including bit operation instructions,<br/>multiply and divide instructions, bit manipulation instructions,<br/>and others</li> <li>Minimum instruction execution time: 50 ns (for an ADD<br/>instruction) while system clock \$\phi\$ = 20 MHz and</li> </ul> |
| Interrupt      | Operating<br>mode<br>Interrupt    | V <sub>cc</sub> = 2.7 to 5.5 V<br>Advanced single-chip mode<br>● Nine external interrupt pins (NMI, and IRQ7 to IRQ0)  |
| (source)       | controller<br>(INTC)              | <ul> <li>Internal interrupt sources <ul> <li>55 (H8S/20103 group)</li> <li>61 (H8S/20203 group)</li> <li>63 (H8S/20223 group)</li> </ul> </li> <li>Two interrupt control modes (specified by the interrupt control register)</li> <li>Four interrupt priority orders specifiable (by setting the interrupt priority register)</li> <li>Independent vector addresses</li> </ul>   |
| Clock          | Clock pulse<br>generator<br>(CPG) | <ul> <li>Two clock generation circuits: main and sub-clock oscillators</li> <li>Two on-chip oscillators <ul> <li>High speed: 40 MHz</li> <li>Low speed: 125 kHz</li> </ul> </li> <li>Three power-down modes: sleep mode, software standby mode, and module standby mode</li> </ul>   |

| Classification    | Module/<br>Function  | Description  |  |  |  |
|-------------------|--|--|--|--|--|
| Voltage detection | Voltage<br>detection<br>circuit (LVD)  | Voltage drop detected  |  |  |  |
| DMA               | Data transfer<br>controller<br>(DTC)   | <ul><li>Transfer via any number of channels possible</li><li>Three transfer modes</li></ul>  |  |  |  |
| A/D converter     | A/D<br>converter<br>(ADC)  | <ul> <li>10-bit resolution × eight to sixteen input channels</li> <li>Sample and hold function included</li> <li>Conversion time: 2 μs per channel</li> <li>Two operating modes: single mode and scan mode</li> <li>Three ways to start A/D conversion: software, timer trigger, and external pin trigger.</li> </ul>                                    |  |  |  |
| D/A converter     | D/A<br>converter<br>(DAC)  | 8-bit resolution × two input channels  |  |  |  |
| Timers            | Timer RA   | 8 bits $\times$ one channel (with 8-bit prescaler)   |  |  |  |
|                   | Timer RB   | 8 bits $\times$ one channel (with 8-bit prescaler)   |  |  |  |
|                   | Timer RC   | 16 bits $\times$ one channel (only available with H8S/20103 group)   |  |  |  |
|                   | Timer RD   | 16 bits $\times$ two channels ( $\times$ two units in H8S/20203 and H8S/20223 groups)  |  |  |  |
|                   | Timer RE   | 8 bits $\times$ one channel with real-time clock function  |  |  |  |
|                   | Timer RG   | 16 bits $\times$ one channel with phase-counting mode  |  |  |  |
|                   | Watchdog<br>timer (WDT)  | 8 bit $\times$ one channel   |  |  |  |
| Serial interfaces | Serial<br>communi-<br>cation<br>interface<br>(SCI3)<br>Synchro-<br>nous serial<br>communi- | <ul> <li>Three channels (either for asynchronous or clock-synchronous communication)</li> <li>Full-duplex communication capability</li> <li>Any desired bit rate selectable</li> <li>IrDA (only available with channel 2)</li> <li>One channel (IIC2 and selection format)</li> <li>Clock-synchronous communication with chip-select function</li> </ul> |  |  |  |
|                   | cation unit<br>(SSU)   |  |  |  |  |



| Classification              | Module/<br>Function                           | Description   |  |  |  |  |
|-----------------------------|---|---|--|--|--|--|
| Serial interfaces           | I <sup>2</sup> C bus<br>interface 2<br>(IIC2) | <ul> <li>One channel (SSU and selection format)</li> <li>Continuous transmission and reception possible</li> <li>Two transmission/reception formats         <ul> <li>I<sup>2</sup>C bus format: generates start and stop conditions in master mode automatically, acknowledge bit, master or slave operation</li> <li>Clock-synchronous serial format: no acknowledge bit, master operation only</li> </ul> </li> </ul> |  |  |  |  |
|                             | Hardware<br>LIN interface                     | One channel (timer RA and SCI3 used)  |  |  |  |  |
| Event link controller (ELC) |   | Events (interrupts) generated by peripheral modules can be<br>interconnected between modules, enabling cooperation between<br>the modules without CPU intervention.   |  |  |  |  |
| I/O ports                   |   | I/O pins  |  |  |  |  |
|                             |   | — 55 (H8S/20103 group)  |  |  |  |  |
|                             |   | <ul> <li>— 69 (H8S/20203 and H8S/20223 groups)</li> </ul>   |  |  |  |  |
|                             |   | Pull-up resistors settable for all ports  |  |  |  |  |
|                             |   | LED driving capability  |  |  |  |  |



| Classification                    | Module/<br>Function | Description   |  |  |  |  |
|-----------------------------------|---------------------|---|--|--|--|--|
| Packages                          |                     | 64-pin QFP package (PLQP0064KB-A)   |  |  |  |  |
|                                   |                     | — Former code: 64P6Q-A  |  |  |  |  |
|                                   |                     | — Body size: $10 \times 10$ mm  |  |  |  |  |
|                                   |                     | — Pin pitch: 0.50 mm  |  |  |  |  |
|                                   |                     | 64-pin QFP package (PLQP0064GA-A)   |  |  |  |  |
|                                   |                     | — Former code: 64P6U-A  |  |  |  |  |
|                                   |                     | — Body size: $14 \times 14$ mm  |  |  |  |  |
|                                   |                     | — Pin pitch: 0.80 mm  |  |  |  |  |
|                                   |                     | 80-pin QFP package (PLQP0080JA-A)   |  |  |  |  |
|                                   |                     | — Former code: FP-80W   |  |  |  |  |
|                                   |                     | — Body size: $14 \times 14$ mm  |  |  |  |  |
|                                   |                     | — Pin pitch: 0.65 mm  |  |  |  |  |
|                                   |                     | 80-pin QFP package (PLQP0080KB-A)   |  |  |  |  |
|                                   |                     | — Former code: 80P6Q-A  |  |  |  |  |
|                                   |                     | — Body size: $12 \times 12$ mm  |  |  |  |  |
|                                   |                     | — Pin pitch: 0.50 mm  |  |  |  |  |
| Operating freque                  | -                   | Operating frequency: 4 to 20 MHz  |  |  |  |  |
| Power supply vo                   | Ũ                   | • Power supply voltage: Vcc = 2.7 to 5.5 V, Avcc = 2.7 to 5.5 V               |  |  |  |  |
| Operating ambient temperature (°C |                     | <ul> <li>-20 to +85°C (version N)</li> <li>40 to +85°C (version D)</li> </ul> |  |  |  |  |
|                                   | 7                   | <ul> <li>-40 to +85°C (version D)</li> </ul>                                  |  |  |  |  |



### 1.2 List of Products

Table 1.2 lists products of this series, and figure 1.1 shows how to read the part number.

#### Table 1.2List of Products

| Group     | Part No.    | <b>ROM Capacity</b> | RAM Capacity | Package       | Remarks   |
|-----------|-------------|---------------------|--------------|---------------|-----------|
| H8S/20103 | R4F20103NFA | 128 kbytes          | 8 kbytes     | PLQP0064KB-A  | Version N |
|           | R4F20102NFA | 96 kbytes           | 8 kbytes     | (LQFP1010-64) |           |
|           | R4F20103NFB | 128 kbytes          | 8 kbytes     | PLQP0064GA-A  | -         |
|           | R4F20102NFB | 96 kbytes           | 8 kbytes     | (LQFP1414-64) |           |
|           | R4F20103DFA | 128 kbytes          | 8 kbytes     | PLQP0064KB-A  | Version D |
|           | R4F20102DFA | 96 kbytes           | 8 kbytes     | (LQFP1010-64) |           |
|           | R4F20103DFB | 128 kbytes          | 8 kbytes     | PLQP0064GA-A  | _         |
|           | R4F20102DFB | 96 kbytes           | 8 kbytes     | (LQFP1414-64) |           |
| H8S/20203 | R4F20203NFC | 128 kbytes          | 8 kbytes     | PLQP0080KB-A  | Version N |
|           | R4F20202NFC | 96 kbytes           | 8 kbytes     | (LQFP1212-80) |           |
|           | R4F20203NFD | 128 kbytes          | 8 kbytes     | PLQP0080JA-A  | _         |
|           | R4F20202NFD | 96 kbytes           | 8 kbytes     | (LQFP1414-80) |           |
|           | R4F20203DFC | 128 kbytes          | 8 kbytes     | PLQP0080KB-A  | Version D |
|           | R4F20202DFC | 96 kbytes           | 8 kbytes     | (LQFP1212-80) |           |
|           | R4F20203DFD | 128 kbytes          | 8 kbytes     | PLQP0080JA-A  | _         |
|           | R4F20202DFD | 96 kbytes           | 8 kbytes     | (LQFP1414-80) |           |
| H8S/20223 | R4F20223NFC | 128 kbytes          | 8 kbytes     | PLQP0080KB-A  | Version N |
|           | R4F20222NFC | 96 kbytes           | 8 kbytes     | (LQFP1212-80) |           |
|           | R4F20223NFD | 128 kbytes          | 8 kbytes     | PLQP0080JA-A  | -         |
|           | R4F20222NFD | 96 kbytes           | 8 kbytes     | (LQFP1414-80) |           |
|           | R4F20223DFC | 128 kbytes          | 8 kbytes     | PLQP0080KB-A  | Version D |
|           | R4F20222DFC | 96 kbytes           | 8 kbytes     | (LQFP1212-80) |           |
|           | R4F20223DFD | 128 kbytes          | 8 kbytes     | PLQP0080JA-A  | -         |
|           | R4F20222DFD | 96 kbytes           | 8 kbytes     | (LQFP1414-80) |           |




Figure 1.1 How to Read the Part Number



### 1.3 Block Diagram




Figure 1.2 Block Diagram of H8S/20103 Group




Figure 1.3 Block Diagram of H8S/20203 Group



Section 1 Overview




Figure 1.4 Block Diagram of H8S/20223 Group

### **1.4 Pin Assignments**




Figure 1.5 Pin Assignment of H8S/20103 Group

RENESAS



Rev. 1.00 Oct. 03, 2008 Page 11 of 962 REJ09B0465-0100




Figure 1.6 Pin Assignment of H8S/20203 Group





Figure 1.7 Pin Assignment of H8S/20223 Group



Rev. 1.00 Oct. 03, 2008 Page 13 of 962 REJ09B0465-0100

### 1.4.1 Pin Functions

### Table 1.3Pin Functions

|                |                  | Pin No.            |                                      |        |  |  |
|----------------|------------------|--------------------|--------------------------------------|--------|--|--|
| Classification | Symbol           | H8S/20103<br>Group | H8S/20203 and<br>H8S/20223<br>Groups | I/O    | Description  |  |
| Power supply   | V <sub>cc</sub>  | 12                 | 12                                   | Input  | Power supply pin.<br>Connect this pin to the<br>system power supply.   |  |
|                | V <sub>ss</sub>  | 9                  | 9, 50                                | Input  | Ground pin. Connect this<br>pin to the system power<br>supply (0 V).   |  |
|                | AV <sub>cc</sub> | 3                  | 3                                    | Input  | Analog power supply pin<br>for A/D and D/A<br>converters. When A/D<br>and D/A converters are<br>not used, connect this pin<br>to the system power<br>supply.   |  |
|                | AV <sub>ss</sub> | 6                  | 74                                   | Input  | Analog ground pin for A/D<br>and D/A converters.<br>Connect this pin to the<br>system power supply (0<br>V).   |  |
| Clock          | OSC1             | 11                 | 11                                   | Input  | Pins to be connected to a  |  |
|                | OSC2/CLKOUT      | 10                 | 10                                   | Output | crystal or ceramic<br>resonator for the system<br>clock. An external clock<br>can also be input to<br>OSC1. When the on-chip<br>oscillator is not used, the<br>system clock signal can<br>be output from OSC2. For<br>connection examples, see<br>section 5, Clock Pulse<br>Generator. |  |

|                        |                   | Pin No.            |                                      |        |  |
|------------------------|-------------------|--------------------|--------------------------------------|--------|--|
| Classification         | Symbol            | H8S/20103<br>Group | H8S/20203 and<br>H8S/20223<br>Groups | I/O    | Description  |
| Clock                  | X1                | 5                  | 5                                    | Input  | Pins to be connected to a  |
|                        | X2                | 4                  | 4                                    | Output | Crystal resonator for the<br>32.768-kHz sub-clock. For<br>connection examples, see<br>section 5, Clock Pulse<br>Generator. |
| System control         | RES               | 7                  | 7                                    | Input  | Reset pin. Applying a low level signal to this pin resets this LSI.  |
|                        | TEST              | 8                  | 8                                    | Input  | Test pin. Connect this pin to $V_{ss}$ .   |
| External<br>interrupt  | NMI               | 35                 | 13                                   | Input  | Non-maskable interrupt<br>request input pin. Be sure<br>to pull up this pin with a<br>resistor.                            |
|                        | IRQ0 to IRQ7      | 52 to 54*1         | 37, 38                               | Input  | External interrupt request   |
|                        |                   | 21 to 23           | 56, 57                               |        | input pins. Either rising,<br>falling, or rising/falling   |
|                        |                   |                    | 25 to 28                             |        | edge of these pins can be detected.  |
| Timer RA               | TRAIO             | 41                 | 16                                   | I/O    | Pin for pulse output, count<br>source input, and input of<br>pulses to be measured.  |
|                        | TRAO              | *2                 | *2                                   | Output | Pin for inverted pulse output.   |
| Timer RB               | TRGB              | *2                 | *2                                   | Input  | Pin for trigger input.   |
|                        | TRBO              | 42                 | 15                                   | Output | Pin for pulse output and PWM output.   |
| Timer RC* <sup>3</sup> | FTCI              | 16                 |                                      | Input  | Pin for external event input.  |
|                        | FTIOA to<br>FTIOD | 20 to 17           |                                      | I/O    | Pins for output-compare<br>output, input-capture<br>input, and PWM output.   |



|                        |                     | I                  | Pin No.                              |          |  |
|------------------------|---------------------|--------------------|--------------------------------------|----------|--|
| Classification         | Symbol              | H8S/20103<br>Group | H8S/20203 and<br>H8S/20223<br>Groups | -<br>I/O | Description  |
| Timer RC* <sup>3</sup> | TRGC                | 20                 | _                                    | Input    | Pin for external trigger input.  |
|                        | TRCOI               | 47                 |                                      | Input    | Pin for inputting the timer-<br>output enable or disable<br>signal.  |
| Timer RD_0             | FTIOA0              | 36                 | 42                                   | I/O      | Pin for output-compare<br>output, input-capture input,<br>and external clock input.  |
|                        | FTIOB0              | 34                 | 43                                   | I/O      | Pin for output-compare<br>output, input-capture input,<br>and PWM output.  |
|                        | FTIOC0              | 33                 | 44                                   | I/O      | Pin for output-compare<br>output, input-capture input,<br>and PWM synchronous<br>output (at reset or in<br>complementary PWM<br>mode). |
|                        | FTIOD0              | 32                 | 45                                   | I/O      | Pin for output-compare<br>output, input-capture input,<br>and PWM output.  |
|                        | FTIOA1              | 37                 | 46                                   | I/O      | Pin for output-compare<br>output, input-capture input,<br>and PWM output (at reset<br>or in complementary PWM<br>mode).                |
|                        | FTIOB1 to<br>FTIOD1 | 38 to 40           | 47 to 49                             | I/O      | Pins for output-compare<br>output, input-capture input,<br>and PWM output.   |
|                        | TRDOI_0             | 51                 | 51                                   | Input    | Pin for inputting the timer-<br>output enable or disable<br>signal.  |

|                |                     | Pin No.            |                                      |        |  |
|----------------|---------------------|--------------------|--------------------------------------|--------|--|
| Classification | Symbol              | H8S/20103<br>Group | H8S/20203 and<br>H8S/20223<br>Groups | I/O    | Description  |
| Timer RD_1*5   | FTIOA2              |                    | 62                                   | 1/0    | Pin for output-compare<br>output, input-capture<br>input, and external clock<br>input.   |
|                | FTIOB2              | _                  | 63                                   | I/O    | Pin for output-compare<br>output, input-capture<br>input, and PWM output.  |
|                | FTIOC2              |                    | 64                                   | I/O    | Pin for output-compare<br>output, input-capture<br>input, and PWM<br>synchronous output (at<br>reset or in complementary<br>PWM mode). |
|                | FTIOD2              | _                  | 65                                   | I/O    | Pin for output-compare<br>output, input-capture<br>input, and PWM output.  |
|                | FTIOA3              | _                  | 58                                   | I/O    | Pin for output-compare<br>output, input-capture<br>input, and PWM output (at<br>reset or in complementary<br>PWM mode).                |
|                | FTIOB3 to<br>FTIOD3 |                    | 59 to 61                             | I/O    | Pins for output-compare<br>output, input-capture<br>input, and PWM output.   |
|                | TRDOI_1             |                    | * <sup>4</sup>                       | Input  | Pin for inputting the timer-<br>output enable or disable<br>signal.  |
| Timer RE       | TREO                | 43                 | 14                                   | Output | Pin for clock signal output.   |
| Timer RG       | TCLKA               | 31                 | 36                                   | Input  | Pins for external clock  |
|                | TCLKB               | 30                 | 35                                   |        | input.   |
|                | TGIOA               | 29                 | 34                                   | I/O    | Pins for output-compare  |
|                | TGIOB               | 28                 | 33                                   |        | output, input-capture input, and PWM output.   |



#### Section 1 Overview

|  |        | Pin No.            |                                      |          |  |
|--|--------|--------------------|--------------------------------------|----------|--|
| Classification                                       | Symbol | H8S/20103<br>Group | H8S/20203 and<br>H8S/20223<br>Groups | -<br>I/O | Description  |
| Serial   | TXD    | 46                 | 54                                   | Output   | Output pins for data   |
| communication<br>interface 3                         | TXD_2  | 50                 | 39                                   |          | transmission.  |
| (SCI3)   | TXD_3  | 13                 | 17                                   |          |  |
| . ,  | RXD    | 45                 | 53                                   | Input    | Input pins for data  |
|  | RXD_2  | 49                 | 40                                   |          | reception.   |
|  | RXD_3  | 14                 | 18                                   |          |  |
|  | SCK3   | 44                 | 52                                   | I/O      | Input/output pins for clock  |
|  | SCK3_2 | 48                 | 41                                   |          | signals.   |
|  | SCK3_3 | 15                 | 19                                   |          |  |
| I <sup>2</sup> C bus<br>interface 2<br>(IIC2)        | SDA    | 26                 | 30                                   | I/O      | Input/output pin for I <sup>2</sup> C<br>data. Bus can be directly<br>driven by the NMOS<br>open-drain output. When<br>this pin is used, an<br>external pull-up resistor is<br>required.         |
|  | SCL    | 27                 | 29                                   | I/O      | Input/output pin for I <sup>2</sup> C<br>clock signal. Bus can be<br>directly driven by the<br>NMOS open-drain output.<br>When this pin is used, an<br>external pull-up resistor is<br>required. |
| Synchronous<br>serial<br>communication<br>unit (SSU) | SCS    | 26                 | 30                                   | I/O      | Input/output pin for the chip select signal.   |
|  | SSCK   | 25                 | 31                                   | I/O      | Input/output pin for the clock signal.   |
|  | SSI    | 27                 | 29                                   | I/O      | Input/output pin for data transmission/reception.  |
|  | SSO    | 24                 | 32                                   | I/O      | Input/output pin for data transmission/reception.  |

Section 1 Overview

|                                 |                          | Pin No.                      |                                      |        |  |
|---------------------------------|--------------------------|------------------------------|--------------------------------------|--------|--|
| Classification                  | Symbol                   | H8S/20103<br>Group           | H8S/20203 and<br>H8S/20223<br>Groups | I/O    | Description  |
| AD                              | AN11 to AN0*6            | 2, 1, 64,                    | 73 to 70, 2, 1                       | Input  | Analog input pins.                                 |
| converter_1                     |                          | 63, 59 to<br>62              | 80 to 75                             |        |  |
|                                 | ADTRG1                   | *7                           | *7                                   | Input  | Input pin for the conversion-start trigger signal. |
| AD<br>converter_2* <sup>8</sup> | AN3_2 to<br>AN0_2        | —                            | 69 to 66                             | Input  | Analog input pins.                                 |
|                                 | ADTRG2 -                 | _                            | *7                                   | Input  | Input pin for the conversion-start trigger signal. |
| DA converter                    | DA1                      | 2                            | 2                                    | Output | Analog output pins.                                |
|                                 | DA0                      | 1                            | 1                                    |        |  |
| I/O ports                       | P17 to P10* <sup>9</sup> | 23 to 21,<br>54 to 52        | 28 to 25, 57, 56,<br>38, 37          | I/O    | 8-bit input/output port pins.                      |
|                                 | P27 to P20               | 50, 49, 51,<br>48 to 44      | 39 to 41, 51, 55<br>to 52            | I/O    | 8-bit input/output port pins.                      |
|                                 | P37 to P30               | 20 to 13                     | 17 to 24                             | I/O    | 8-bit input/output port pins.                      |
|                                 | P57 to P50               | 31 to 28                     | 29 to 36                             | I/O    | 8-bit input/output port pins.                      |
|                                 |                          | 24 to 27                     |                                      |        |  |
|                                 | P67 to P60               | 36, 34 to<br>32, 37 to<br>40 | 49 to 42                             | I/O    | 8-bit input/output port pins.                      |
|                                 | P87 to P85               | 41 to 43                     | 14 to 16                             | I/O    | 3-bit input/output port pins.                      |
|                                 | P97 to P90*10            | —                            | 61 to 58                             | I/O    | 8-bit input/output port pins.                      |
|                                 |                          |                              | 65 to 62                             |        |  |
|                                 | PA7 to PA0*11            | 58 to 55                     | 69 to 66                             | I/O    | 8-bit input/output port pins.                      |
|                                 |                          |                              | 73 to 70                             |        |  |



#### Section 1 Overview

|                |             | Pin No.                   |                                      |     |                               |
|----------------|-------------|---------------------------|--------------------------------------|-----|-------------------------------|
| Classification | Symbol      | H8S/20103<br>Group        | H8S/20203 and<br>H8S/20223<br>Groups | ·/O | Description                   |
| I/O ports      | PB7 to PB0  | 62 to 59,<br>63, 64, 1, 2 | 2, 1, 80 to 75                       | I/O | 8-bit input/output port pins. |
|                | PJ1 and PJ0 | 10, 11                    | 10, 11                               | I/O | 2-bit input/output port pins. |

Notes: 1. In the H8S/20103 group, the IRQ0 and IRQ4 pins are not available with the initial setting of the PMC.

2. The TRAO and TRGB pins are not available with the initial setting of the PMC.

3. The H8S/20203 and H8S/20223 groups do not incorporate timer RC.

4. The TRDOI\_1 pin is not available with the initial setting of the PMC.

5. The H8S/20103 group does not incorporate timer RD\_1.

6. In the H8S/20103 group, AN8 to AN11 are not available.

7. The ADTRG1 and ADTRG2 functions are not available due to the initial setting of the PMC.

8. The H8S/20103 and H8S/20203 group do not incorporate A/D converter\_2.

9. The H8S/20103 group does not provide P14 or P10.

10. The H8S/20103 group does not provide P97 to P90.

11. The H8S/20103 group does not provide PA3 to PA0.

# Section 2 CPU

The H8S/2000 CPU is a high-speed central processing unit with an internal 32-bit architecture that is upward-compatible with the H8/300 and H8/300H CPUs. The H8S/2000 CPU has sixteen 16-bit general registers, can address a 16-Mbyte linear address space, and is ideal for realtime control.

This section describes the H8S/2000 CPU.

### 2.1 Features

- Upward-compatibility with H8/300 and H8/300H CPUs Can execute H8/300 and H8/300H CPU object programs
- General-register architecture Sixteen 16-bit general registers also usable as sixteen 8-bit registers or eight 32-bit registers
- Sixty-five basic instructions
  - 8/16/32-bit arithmetic and logic instructions
  - Multiply and divide instructions
  - Powerful bit-manipulation instructions
- Eight addressing modes
  - Register direct [Rn]
  - Register indirect [@ERn]
  - Register indirect with displacement [@(d:16,ERn) or @(d:32,ERn)]
  - Register indirect with post-increment or pre-decrement [@ERn+ or @-ERn]
  - Absolute address [@aa:8, @aa:16, @aa:24, or @aa:32]
  - Immediate [#xx:8, #xx:16, or #xx:32]
  - Program-counter relative [@(d:8,PC) or @(d:16,PC)]
  - Memory indirect [@@aa:8]
- 16-Mbyte address space
  - Program: 16 Mbytes
  - Data: 16 Mbytes



• High-speed operation

All frequently-used instructions are executed in one or two states

- 8/16/32-bit register-register add/subtract: 1 state
- 8 × 8-bit register-register multiply: 12 states (MULXU.B), 13 states (MULXS.B)
- 16 ÷ 8-bit register-register divide: 12 states (DIVXU.B)
- 16 × 16-bit register-register multiply: 20 states (MULXU.W), 21 states (MULXS.W)
- 32 ÷ 16-bit register-register divide: 20 states (DIVXU.W)
- Two CPU operating modes
  - Normal mode
  - Advanced mode
- Power-down state
   Transition to power-down state by SLEEP instruction
   Selectable CPU clock speed

### 2.1.1 Differences between H8S/2600 CPU and H8S/2000 CPU

The differences between the H8S/2600 CPU and the H8S/2000 CPU are as shown below.

• Register configuration

The MAC register is supported only by the H8S/2600 CPU.

Basic instructions

The four instructions MAC, CLRMAC, LDMAC, and STMAC are supported only by the H8S/2600 CPU.

• The number of execution states of the MULXU and MULXS instructions

|                 | =   | ecution States                                 |  |
|-----------------|---|--|--|
| Mnemonic        | H8S/2600  | H8S/2000                                       |  |
| MULXU.B Rs, Rd  | 3   | 12   |  |
| MULXU.W Rs, ERd | 4   | 20   |  |
| MULXS.B Rs, Rd  | 4   | 13   |  |
| MULXS.W Rs, ERd | 5   | 21   |  |
|                 | MULXU.B Rs, Rd<br>MULXU.W Rs, ERd<br>MULXS.B Rs, Rd | MULXU.B Rs, Rd3MULXU.W Rs, ERd4MULXS.B Rs, Rd4 | MULXU.B Rs, Rd312MULXU.W Rs, ERd420MULXS.B Rs, Rd413 |

In addition, there are differences in address space, CCR and EXR register functions, power-down modes, etc., depending on the model.

### 2.1.2 Differences from H8/300 CPU

In comparison to the H8/300 CPU, the H8S/2000 CPU has the following enhancements.

• More general registers and control registers

Eight 16-bit extended registers, and one 8-bit and two 32-bit control registers, have been added.

- Expanded address space
   Normal mode supports the same 64-kbyte address space as the H8/300 CPU.
   Advanced mode supports a maximum 16-Mbyte address space.
- Enhanced addressing
   The addressing modes have been enhanced to make effective use of the 16-Mbyte address
   space.
- Enhanced instructions

Addressing modes of bit-manipulation instructions have been enhanced.

Signed multiply and divide instructions have been added.

Two-bit shift and two-bit rotate instructions have been added.

Instructions for saving and restoring multiple registers have been added.

A test and set instruction has been added.

• Higher speed

Basic instructions are executed twice as fast.

### 2.1.3 Differences from H8/300H CPU

In comparison to the H8/300H CPU, the H8S/2000 CPU has the following enhancements.

• Additional control register

One 8-bit control register has been added.

• Enhanced instructions

Addressing modes of bit-manipulation instructions have been enhanced.

Two-bit shift and two-bit rotate instructions have been added.

Instructions for saving and restoring multiple registers have been added.

A test and set instruction has been added.

• Higher speed Basic instructions are executed twice as fast.



## 2.2 CPU Operating Modes

The H8S/2000 CPU has two operating modes: normal and advanced. Note that this LSI supports only advanced mode. Advanced mode supports a maximum 16-Mbyte address space.

### 2.2.1 Advanced Mode

• Address space

Linear access to a maximum address space of 16 Mbytes is possible.

• Extended registers (En)

The extended registers (E0 to E7) can be used as 16-bit registers. They can also be used as the upper 16-bit segments of 32-bit registers or address registers.

• Instruction set

All instructions and addressing modes can be used.

• Exception vector table and memory indirect branch addresses

In advanced mode, the top area starting at H'00000000 is allocated to the exception vector table in 32-bit units. In each 32 bits, the upper 8 bits are ignored and a branch address is stored in the lower 24 bits (see figure 2.1). For details of the exception vector table, see section 3, Exception Handling.






Figure 2.1 Exception Vector Table (Advanced Mode)

The memory indirect addressing mode (@@aa:8) employed in the JMP and JSR instructions uses an 8-bit absolute address included in the instruction code to specify a memory operand that contains a branch address. In advanced mode, the operand is a 32-bit longword operand, providing a 32-bit branch address. The upper 8 bits of these 32 bits are a reserved area that is regarded as H'00. Branch addresses can be stored in the area from H'00000000 to H'000000FF. Note that the top area of this range is also used for the exception vector table.



• Stack structure

In advanced mode, the program counter (PC) is pushed onto the stack in a subroutine call, and the PC and condition-code register (CCR) are pushed onto the stack in exception handling. They are stored as shown in figure 2.2. EXR is not pushed onto the stack in interrupt control mode 0. For details, see section 3, Exception Handling.




Figure 2.2 Stack Structure in Advanced Mode



### 2.3 Address Space

Figure 2.3 shows a memory map of the H8S/2000 CPU. The H8S/2000 CPU provides linear access to a maximum 16-Mbyte (architecturally 4-Gbyte) address space in advanced mode. The usable modes and address spaces differ depending on the product.






Figure 2.3 Memory Map (1) (H8S/20103 Group)





Figure 2.3 Memory Map (2) (H8S/20203 Group)






Figure 2.3 Memory Map (3) (H8S/20223 Group)

## 2.4 Register Configuration

The H8S/2000 CPU has the internal registers shown in figure 2.4. There are two types of registers: general registers and control registers. Control registers are a 24-bit program counter (PC), an 8-bit extended control register (EXR), and an 8-bit condition code register (CCR).




Figure 2.4 CPU Internal Registers



### 2.4.1 General Registers

The H8S/2000 CPU has eight 32-bit general registers. These general registers are all functionally alike and can be used as both address registers and data registers. When a general register is used as a data register, it can be accessed as a 32-bit, 16-bit, or 8-bit register. Figure 2.5 illustrates the usage of the general registers. When the general registers are used as 32-bit registers or address registers, they are designated by the letters ER (ER0 to ER7).

When the general registers are used as 16-bit registers, the ER registers are divided into 16-bit general registers designated by the letters E (E0 to E7) and R (R0 to R7). These registers are functionally equivalent, providing a maximum sixteen 16-bit registers. The E registers (E0 to E7) are also referred to as extended registers.

When the general registers are used as 8-bit registers, the R registers are divided into 8-bit general registers designated by the letters RH (R0H to R7H) and RL (R0L to R7L). These registers are functionally equivalent, providing a maximum sixteen 8-bit registers.

The usage of each register can be selected independently.

General register ER7 has the function of the stack pointer (SP) in addition to its general-register function, and is used implicitly in exception handling and subroutine calls. Figure 2.6 shows the stack.




Figure 2.5 Usage of General Registers




Figure 2.6 Stack

#### 2.4.2 Program Counter (PC)

This 24-bit counter indicates the address of the next instruction the CPU will execute. The length of all CPU instructions is 2 bytes (one word), so the least significant PC bit is ignored. (When an instruction is fetched for read, the least significant PC bit is regarded as 0.)

#### 2.4.3 Extended Control Register (EXR)

EXR is an 8-bit register that can be operated by the LDC, STC, ANDC, ORC, and XORC instructions. When an instruction other than STC is executed, all interrupts including NMI are masked in three states after the instruction is completed.

| Bit    | Symbol            | Bit Name                                  | Description  | R/W       |
|--------|-------------------|---|--|-----------|
| 7      | Т                 | Trace bit                                 | 0: Consecutively executes instructions.  | R/W       |
|        |                   |   | 1: Starts trace exception processing each time an<br>instruction is executed.                                |           |
| 6 to 3 | 3 —               | Reserved                                  | These bits are always read as 1.   | —         |
| 2 to   | 0  2*<br> 1<br> 0 | Interrupt<br>request mask<br>level 2 to 0 | These bits specify interrupt request mask levels (0 to 3). For details, see section 4, Interrupt Controller. | R/W       |
| Note   | * The l2          | -hit is reserved in                       | this product. The I2 bit is set to 1 if an interrupt is acc  | ented but |

Note: \* The I2-bit is reserved in this product. The I2 bit is set to 1 if an interrupt is accepted, but this does not affect the mask level for interrupt requests.



### 2.4.4 Condition-Code Register (CCR)

This 8-bit register contains internal CPU status information, including an interrupt mask bit (I) and half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags.

Operations can be performed on the CCR bits by the LDC, STC, ANDC, ORC, and XORC instructions. The N, Z, V, and C flags are used as branching conditions for conditional branch (Bcc) instructions.

| Bit | Symbol | Bit Name                             | Description  | R/W |
|-----|--------|--------------------------------------|--|-----|
| 7   | I      | Interrupt mask                       | 0: Does not mask interrupts.   | R/W |
|     |        | bit                                  | 1: Masks interrupts.   |     |
| 6   | UI     | User bit or<br>interrupt mask<br>bit | This bit does not affect this LSI operation.   | R/W |
| 5   | Н      | Half-carry flag                      | [Setting conditions]   | R/W |
|     |        |                                      | <ul> <li>If there is a carry or borrow bit 3 when the<br/>ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B or<br/>NEG.B instruction is executed.</li> </ul> |     |
|     |        |                                      | • If there is a carry or borrow at bit 11 when the ADD.W, SUB.W, CMP.W, or NEG.W instruction is executed.                                      |     |
|     |        |                                      | <ul> <li>If there is a carry or borrow at bit 27 when the<br/>ADD.L, SUB.L, CMP.L, or NEG.L instruction is<br/>executed.</li> </ul>            |     |
|     |        |                                      | [Clearing condition]   |     |
|     |        |                                      | When none of the above setting conditions are satisfied.   |     |
| 4   | U      | User bit                             | This bit does not affect the LSI operation.  | R/W |
| 3   | Ν      | Negative flag                        | [Setting condition]  | R/W |
|     |        |                                      | When the execution result is negative.   |     |
|     |        |                                      | [Clearing condition]   |     |
|     |        |                                      | When the execution result is not negative.   |     |

| Bit | Symbol | Bit Name      | Description  | R/W |
|-----|--------|---------------|--|-----|
| 2   | Z      | Zero flag     | [Setting condition]  | R/W |
|     |        |               | When data is zero.   |     |
|     |        |               | [Clearing condition]   |     |
|     |        |               | When data is not zero.   |     |
| 1   | V      | Overflow flag | [Setting condition]  | R/W |
|     |        |               | When an overflow occurs after an arithmetic instruction has been executed. |     |
|     |        |               | [Clearing condition]   |     |
|     |        |               | When no overflow occurs after an arithmetic instruction has been executed. |     |
| 0   | С      | Carry flag    | [Setting condition]  | R/W |
|     |        |               | When a carry occurs after an instruction has been executed.                |     |
|     |        |               | [Clearing condition]   |     |
|     |        |               | When no carry occurs after an instruction has been executed.               |     |

• I (interrupt mask bit)

This bit masks interrupts other than NMI when set to 1. NMI is accepted regardless of the I bit setting. The I bit is set to 1 at the start of an exception-handling sequence. For details, see section 4, Interrupt Controller.

• UI (user bit/interrupt mask bit)

This bit can be written to and read from by software using the LDC, STC, ANDC, ORC, and XORC instructions.

For this LSI, interrupt mask bit is not available.

• H (half carry flag)

When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B or NEG.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and cleared to 0 otherwise. When the ADD.W, SUB.W, CMP.W, or NEG.W instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 11, and cleared to 0 otherwise. When the ADD.L, SUB.L, CMP.L, or NEG.L instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 27, and cleared to 0 otherwise.



• U (user bit)

This bit can be written to and read from by software using the LDC, STC, ANDC, ORC, and XORC instructions.

• N (negative bit)

This bit stores the value of the most significant bit of data as a sign bit.

• C (carry flag)

This flag is set to 1 when a carry occurs, and cleared to 0 otherwise. Used by:

- Add instructions, to indicate a carry
- Subtract instructions, to indicate a borrow
- Shift and rotate instructions, to indicate a carry

The carry flag is also used as a bit accumulator by bit manipulation instructions.

### 2.4.5 Initial Register Values

Reset exception handling loads the CPU's program counter (PC) from the vector table, clears the trace (T) bit in EXR to 0, and sets the interrupt mask (I) bits in CCR and EXR to 1. The other CCR bits and the general registers are not initialized. Note that the stack pointer (ER7) is undefined. The stack pointer should therefore be initialized by an MOV.L instruction executed immediately after a reset.



### 2.5 Data Formats

The H8S/2000 CPU can process 1-bit, 4-bit BCD, 8-bit (byte), 16-bit (word), and 32-bit (longword) data. Bit-manipulation instructions operate on 1-bit data by accessing bit n (n = 0, 1, 2, ..., 7) of byte operand data. The DAA and DAS decimal-adjust instructions treat byte data as two digits of 4-bit BCD data.

### 2.5.1 General Register Data Formats

| Data Type<br>1-bit data | Register Number<br>RnH | Data Format<br>7 0<br>7 6 5 4 3 2 1 0 Don't care         |
|-------------------------|------------------------|--|
| 1-bit data              | RnL                    | 7 0<br>Don't care 7 6 5 4 3 2 1 0                        |
| 4-bit BCD data          | RnH                    | 7 4 3 0<br>Upper Lower Don't care                        |
| 4-bit BCD data          | RnL                    | 7     4     3     0       Don't care     Upper     Lower |
| Byte data               | RnH                    | 7 0<br>Don't care<br>MSB LSB                             |
| Byte data               | RnL                    | 7     0       Don't care                                 |

Figure 2.7 shows the data formats of general registers.

Figure 2.7 General Register Data Formats (1)






Figure 2.7 General Register Data Formats (2)

#### 2.5.2 Memory Data Formats

Figure 2.8 shows the data formats in memory. The H8S/2000 CPU can access word data and longword data in memory, but word or longword data must begin at an even address. If an attempt is made to access word or longword data at an odd address, no address error occurs but the least significant bit of the address is regarded as 0, so the access starts at the preceding address. This also applies to instruction fetches.

When SP (ER7) is used as an address register to access the stack, the operand size should be word size or longword size.

| 1-bit data  |                              | 7 0             |
|-------------|------------------------------|-----------------|
| 1-bit data  |                              |                 |
|             | Address L                    | 7 6 5 4 3 2 1 0 |
| Byte data   | Address L                    | MSB LSB         |
| Word data   | Address 2M                   | MSB             |
|             | Address 2M+1                 |                 |
| Longword da |                              | MSB             |
|             | Address 2N+1<br>Address 2N+2 |                 |
|             | Address 2N+3                 | LSB             |
|             |                              |                 |

Figure 2.8 Memory Data Formats



### 2.6 Instruction Set

The H8S/2000 CPU has 65 types of instructions. The instructions are classified by function as shown in table 2.1.

| Function            | Instructions   | Size  | Types |
|---------------------|--|-------|-------|
| Data transfer       | MOV  | B/W/L | 5     |
|                     | POP <sup>*1</sup> , PUSH <sup>*1</sup>   | W/L   | _     |
|                     | LDM <sup>*5</sup> , STM <sup>*5</sup>  | L     | _     |
|                     | MOVFPE <sup>*3</sup> , MOVTPE <sup>*3</sup>  | В     | _     |
| Arithmetic          | ADD, SUB, CMP, NEG   | B/W/L | 19    |
| operations          | ADDX, SUBX, DAA, DAS   | В     | _     |
|                     | INC, DEC   | B/W/L | _     |
|                     | ADDS, SUBS   | L     | _     |
|                     | MULXU, DIVXU, MULXS, DIVXS   | B/W   | _     |
|                     | EXTU, EXTS   | W/L   | _     |
|                     | TAS <sup>*4</sup>  | В     | _     |
| Logic operations    | AND, OR, XOR, NOT  | B/W/L | 4     |
| Shift               | SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR                                     | B/W/L | 8     |
| Bit manipulation    | BSET, BCLR, BNOT, BTST, BLD, BILD, BST, BIST,<br>BAND, BIAND, BOR, BIOR, BXOR, BIXOR | В     | 14    |
| Branch              | B <sub>cc</sub> <sup>*2</sup> , JMP, BSR, JSR, RTS                                   |       | 5     |
| System control      | TRAPA, RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP                                    |       | 9     |
| Block data transfer | EEPMOV   |       | 1     |

| Table 2.1 | Instruction | Classification |
|-----------|-------------|----------------|
|-----------|-------------|----------------|

Total: 65

Notes: B: Byte size; W: Word size; L: Longword size.

- POP.W Rn and PUSH.W Rn are identical to MOV.W @SP+, Rn and MOV.W Rn, @-SP. POP.L ERn and PUSH.L ERn are identical to MOV.L @SP+, ERn and MOV.L ERn, @-SP.
- 2.  $B_{cc}$  is the general name for conditional branch instructions.
- 3. Cannot be used in this LSI.
- 4. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.
- 5. The ER7 register is used as a stack pointer in an STM and LDM instructions. Accordingly, ER7 cannot be stored by STM or loaded by LDM.



#### 2.6.1 Table of Instructions Classified by Function

Tables 2.3 to 2.10 summarize the instructions in each functional category. The notation used in tables 2.3 to 2.10 is defined below.

| Symbol         | Description   |
|----------------|---|
| Rd             | General register (destination)*   |
| Rs             | General register (source)*  |
| Rn             | General register*   |
| ERn            | General register (32-bit register)  |
| (EAd)          | Destination operand   |
| (EAs)          | Source operand  |
| EXR            | Extended control register   |
| CCR            | Condition-code register   |
| Ν              | N (negative) flag in CCR  |
| Z              | Z (zero) flag in CCR  |
| V              | V (overflow) flag in CCR  |
| С              | C (carry) flag in CCR   |
| PC             | Program counter   |
| SP             | Stack pointer   |
| #IMM           | Immediate data  |
| disp           | Displacement  |
| +              | Addition  |
| -              | Subtraction   |
| ×              | Multiplication  |
| ÷              | Division  |
| ^              | Logical AND   |
| V              | Logical OR  |
| $\oplus$       | Logical exclusive OR  |
| $\rightarrow$  | Move  |
| ~              | NOT (logical complement)  |
| :8/:16/:24/:32 | 8-, 16-, 24-, or 32-bit length  |
| Note: * Genera | al registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit registers (R0 |

### Table 2.2 Operation Notation

Note: \* General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit registers (R0 to R7, E0 to E7), and 32-bit registers (ER0 to ER7).



| Instruction                  | Size <sup>*1</sup> | Function  |
|------------------------------|--------------------|---|
| MOV                          | B/W/L              | $(EAs) \rightarrow Rd, Rs \rightarrow (EAd)$  |
|                              |                    | Moves data between two general registers or between a general register and memory, or moves immediate data to a general register. |
| MOVFPE                       | В                  | Cannot be used in this LSI.   |
| MOVTPE                       | В                  | Cannot be used in this LSI.   |
| POP                          | W/L                | $@SP+ \rightarrow Rn$   |
|                              |                    | Pops a general register from the stack. POP.W Rn is identical to MOV.W @SP+, Rn. POP.L ERn is identical to MOV.L @SP+, ERn        |
| PUSH                         | W/L                | $Rn \to @-SP$   |
|                              |                    | Pushes a general register onto the stack. PUSH.W Rn is identical to MOV.W Rn, @-SP. PUSH.L ERn is identical to MOV.L ERn, @-SP.   |
| LDM <sup>*2</sup>            | L                  | @SP+ $\rightarrow$ Rn (register list)   |
|                              |                    | Pops two or more general registers from the stack.  |
| STM <sup>*<sup>2</sup></sup> | L                  | Rn (register list) $\rightarrow$ @-SP   |
|                              |                    | Pushes two or more general registers onto the stack.  |
| Notes: 1. Siz                | ze refers to       | the operand size.   |

#### Table 2.3 Data Transfer Instructions

B: Byte

W: Word

L: Longword

2. The ER7 register is used as a stack pointer in the STM and LDM instructions. Accordingly, ER7 cannot be stored by STM or loaded by LDM.



| Instructio | n Size*        | Function  |
|------------|----------------|---|
| ADD        | B/W/L          | $Rd \pm Rs \to Rd,  Rd \pm \#IMM \to Rd$  |
| SUB        |                | Performs addition or subtraction on data in two general registers, or on immediate data and data in a general register. (Subtraction on immediate data and data in a general register cannot be performed in bytes. Use the SUBX or ADD instruction.) |
| ADDX       | В              | $Rd \pm Rs \pm C \to Rd,  Rd \pm \#IMM \pm C \to Rd$  |
| SUBX       |                | Performs addition or subtraction with carry on data in two general registers, or on immediate data and data in a general register.  |
| INC        | B/W/L          | $Rd \pm 1 \to Rd,  Rd \pm 2 \to Rd$   |
| DEC        |                | Adds or subtracts the value 1 or 2 to or from data in a general register.<br>(Only the value 1 can be added to or subtracted from byte operands.)   |
| ADDS       | L              | $Rd \pm 1 \to Rd,  Rd \pm 2 \to Rd,  Rd \pm 4 \to Rd$   |
| SUBS       |                | Adds or subtracts the value 1, 2, or 4 to or from data in a 32-bit register.  |
| DAA        | В              | Rd (decimal adjust) $\rightarrow$ Rd  |
| DAS        |                | Decimal-adjusts an addition or subtraction result in a general register by referring to CCR to produce 4-bit BCD data.  |
| MULXU      | B/W            | $Rd \times Rs \to Rd$   |
|            |                | Performs unsigned multiplication on data in two general registers: either 8 bits $\times$ 8 bits $\rightarrow$ 16 bits or 16 bits $\times$ 16 bits $\rightarrow$ 32 bits.   |
| MULXS      | B/W            | $Rd \times Rs \to Rd$   |
|            |                | Performs signed multiplication on data in two general registers: either 8 bits $\times$ 8 bits $\rightarrow$ 16 bits or 16 bits $\times$ 16 bits $\rightarrow$ 32 bits.   |
| DIVXU      | B/W            | $Rd \div Rs \to Rd$   |
|            |                | Performs unsigned division on data in two general registers: either 16 bits $\div$ 8 bits $\rightarrow$ 8-bit quotient and 8-bit remainder or 32 bits $\div$ 16 bits $\rightarrow$ 16-bit quotient and 16-bit remainder.                              |
| Note: *    | Size refers to | the operand size.   |
|            | B: Byte        |   |
|            | W: Word        |   |
|            | L: Longwo      | rd  |

 Table 2.4
 Arithmetic Operations Instructions (1)



| Instruc | tion    | Size <sup>*1</sup> | Function   |
|---------|---------|--------------------|--|
| DIVXS   |         | B/W                | $Rd \div Rs \to Rd$  |
|         |         |                    | Performs signed division on data in two general registers: either 16 bits $\div$ 8 bits $\rightarrow$ 8-bit quotient and 8-bit remainder or 32 bits $\div$ 16 bits $\rightarrow$ 16-bit quotient and 16-bit remainder. |
| CMP     |         | B/W/L              | Rd – Rs, Rd – #IMM   |
|         |         |                    | Compares data in a general register with data in another general register or with immediate data, and sets the CCR bits according to the result.   |
| NEG     |         | B/W/L              | $0 - \text{Rd} \rightarrow \text{Rd}$  |
|         |         |                    | Takes the two's complement (arithmetic complement) of data in a general register.  |
| EXTU    |         | W/L                | Rd (zero extension) $\rightarrow$ Rd   |
|         |         |                    | Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by padding with zeros on the left.   |
| EXTS    |         | W/L                | Rd (sign extension) $\rightarrow$ Rd   |
|         |         |                    | Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by extending the sign bit.   |
| TAS*2   |         | В                  | @ERd – 0, 1 $\rightarrow$ ( <bit 7=""> of @ERd)</bit>  |
|         |         |                    | Tests memory contents, and sets the most significant bit (bit 7) to 1.   |
| Notes:  | 1. Size | e refers to t      | he operand size.   |
|         | B:      | Byte               |  |
|         | W:      | Word               |  |
|         | L:      | Longwo             | rd   |

### Table 2.4 Arithmetic Operations Instructions (2)

2. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.

| Instructio | n    | Size*        | Function  |
|------------|------|--------------|---|
| AND        |      | B/W/L        | $Rd \land Rs \to Rd,  Rd \land \#IMM \to Rd$  |
|            |      |              | Performs a logical AND operation on a general register and another general register or immediate data.          |
| OR         |      | B/W/L        | $Rd \lor Rs \to Rd,  Rd \lor \#IMM \to Rd$  |
|            |      |              | Performs a logical OR operation on a general register and another general register or immediate data.           |
| XOR        |      | B/W/L        | $Rd \oplus Rs \to Rd,  Rd \oplus \#IMM \to Rd$  |
|            |      |              | Performs a logical exclusive OR operation on a general register and another general register or immediate data. |
| NOT        |      | B/W/L        | $\sim Rd \to Rd$  |
|            |      |              | Takes the one's complement (logical complement) of data in a general register.                                  |
| Note: *    | Size | refers to th | ne operand size.  |
|            | B:   | Byte         |   |
|            | W:   | Word         |   |
|            | L:   | Longwor      | d   |

### Table 2.5 Logic Operations Instructions



| Instructio | n Size <sup>*</sup> | Function  |
|------------|---------------------|---|
| SHAL       | B/W/L               | $Rd (shift) \to Rd$   |
| SHAR       |                     | Performs an arithmetic shift on data in a general register. 1-bit or 2 bit shift is possible.     |
| SHLL       | B/W/L               | $Rd (shift) \to Rd$   |
| SHLR       |                     | Performs a logical shift on data in a general register. 1-bit or 2 bit shift is possible.         |
| ROTL       | B/W/L               | Rd (rotate) $\rightarrow$ Rd  |
| ROTR       |                     | Rotates data in a general register. 1-bit or 2 bit rotation is possible.                          |
| ROTXL      | B/W/L               | Rd (rotate) $\rightarrow$ Rd  |
| ROTXR      |                     | Rotates data including the carry flag in a general register. 1-bit or 2 bit rotation is possible. |
| Note: *    | Size refers to      | the operand size.   |
|            | B: Byte             |   |

#### Table 2.6 Shift Instructions

W: Word

L: Longword

| Instruction | Size*          | Function  |
|-------------|----------------|---|
| BSET        | В              | $1 \rightarrow (\text{ of })$   |
|             |                | Sets a specified bit in a general register or memory operand to 1. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.   |
| BCLR        | В              | $0 \rightarrow (\text{ of })$   |
|             |                | Clears a specified bit in a general register or memory operand to 0.<br>The bit number is specified by 3-bit immediate data or the lower three<br>bits of a general register.                                     |
| BNOT        | В              | ~ ( <bit-no.> of <ead>) <math>\rightarrow</math> (<bit-no.> of <ead>)</ead></bit-no.></ead></bit-no.>   |
|             |                | Inverts a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.   |
| BTST        | В              | ~ ( <bit-no.> of <ead>) <math>\rightarrow</math> Z</ead></bit-no.>  |
|             |                | Tests a specified bit in a general register or memory operand and sets<br>or clears the Z flag accordingly. The bit number is specified by 3-bit<br>immediate data or the lower three bits of a general register. |
| BAND        | В              | $C \land (<\!bit-\!No.\!> of <\!\mathsf{EAd\!\!>}) \to C$   |
|             |                | Logically ANDs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.   |
| BIAND       | В              | $C \land (<\!bit\!-\!No.\!> of <\!\mathsf{EAd\!\!>}) \to C$   |
|             |                | Logically ANDs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag.  |
|             |                | The bit number is specified by 3-bit immediate data.  |
| BOR         | В              | $C \lor (<\!bit\!-\!No.\!> of <\!\mathsf{EAd\!\!>}) \to C$  |
|             |                | Logically ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.  |
| BIOR        | В              | $C \lor (\sim <\!bit\text{-}No.\!> of < EAd >) \to C$   |
|             |                | Logically ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag.   |
|             |                | The bit number is specified by 3-bit immediate data.  |
| Note: * S   | Size refers to | the operand size.   |
| E           | B: Byte        |   |



| Instruction | Size*        | Function  |
|-------------|--------------|---|
| BXOR        | В            | $C \oplus (<\!bit\!-\!No.\!> of <\!EAd\!>) \to C$   |
|             |              | Logically exclusive-ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.                      |
| BIXOR       | В            | $C \oplus \sim (<\!bit\!-\!No.\!> of <\!\mathsf{EAd\!\!>}) \to C$   |
|             |              | Logically exclusive-ORs the carry flag with the inverse of a specified bit<br>in a general register or memory operand and stores the result in the<br>carry flag. |
|             |              | The bit number is specified by 3-bit immediate data.  |
| BLD         | В            | $(<\!bit-No.\!>of)\toC$   |
|             |              | Transfers a specified bit in a general register or memory operand to the carry flag.  |
| BILD        | В            | ~ ( <bit-no.> of <ead>) <math>\rightarrow</math> C</ead></bit-no.>  |
|             |              | Transfers the inverse of a specified bit in a general register or memory operand to the carry flag.   |
|             |              | The bit number is specified by 3-bit immediate data.  |
| BST         | В            | $C \rightarrow (\langle bit-No. \rangle of \langle EAd \rangle)$  |
|             |              | Transfers the carry flag value to a specified bit in a general register or memory operand.  |
| BIST        | В            | $\sim C \rightarrow (\text{sbit-No.})$ of $\langle \text{EAd} \rangle$  |
|             |              | Transfers the inverse of the carry flag value to a specified bit in a general register or memory operand.   |
|             |              | The bit number is specified by 3-bit immediate data.  |
| Note: * Si  | ze refers to | the operand size.   |
| B:          | Byte         |   |

## Table 2.7 Bit Manipulation Instructions (2)

| Instruction | Size | Function   |                               |                           |  |  |  |  |
|-------------|------|--|-------------------------------|---------------------------|--|--|--|--|
| Bcc         | —    | Branches to a specified address if a specified condition is true. The branching conditions are listed below. |                               |                           |  |  |  |  |
|             |      | Mnemonic   | Description                   | Condition                 |  |  |  |  |
|             |      | BRA (BT)   | Always (true)                 | Always                    |  |  |  |  |
|             |      | BRN (BF)   | Never (false)                 | Never                     |  |  |  |  |
|             |      | BHI High   |                               | C ∨ Z = 0                 |  |  |  |  |
|             |      | BLS  | Low or same                   | C ∨ Z = 1                 |  |  |  |  |
|             |      | BCC (BHS)  | Carry clear<br>(high or same) | C = 0                     |  |  |  |  |
|             |      | BCS (BLO)  | Carry set (low)               | C = 1                     |  |  |  |  |
|             |      | BNE  | Not equal                     | Z = 0                     |  |  |  |  |
|             |      | BEQ  | Equal                         | Z = 1                     |  |  |  |  |
|             |      | BVC  | Overflow clear                | V = 0                     |  |  |  |  |
|             |      | BVS  | Overflow set                  | V = 1                     |  |  |  |  |
|             |      | BPL  | Plus                          | N = 0                     |  |  |  |  |
|             |      | BMI  | Minus                         | N = 1                     |  |  |  |  |
|             |      | BGE  | Greater or equal              | $N \oplus V = 0$          |  |  |  |  |
|             |      | BLT  | Less than                     | N ⊕ V = 1                 |  |  |  |  |
|             |      | BGT  | Greater than                  | $Z \lor (N \oplus V) = 0$ |  |  |  |  |
|             |      | BLE  | Less or equal                 | $Z \lor (N \oplus V) = 1$ |  |  |  |  |
| JMP         |      | Branches uncondition   | ally to a specified addre     | ess                       |  |  |  |  |
| BSR         | _    | Branches to a subrou   | tine at a specified addre     | ess                       |  |  |  |  |
| JSR         | _    | Branches to a subrou   | tine at a specified addre     | ess                       |  |  |  |  |
| RTS         |      | Returns from a subro   | utine                         |                           |  |  |  |  |

 Table 2.8
 Branch Instructions



| Instruction Size <sup>*</sup> Function |                    |   |  |  |  |  |  |
|--|--------------------|---|--|--|--|--|--|
| TRAPA                                  |                    | Starts trap-instruction exception handling.   |  |  |  |  |  |
| RTE                                    |                    | Returns from an exception-handling routine.   |  |  |  |  |  |
| SLEEP                                  |                    | Causes a transition to a power-down state.  |  |  |  |  |  |
| LDC                                    | B/W                | $(EAs) \rightarrow CCR, (EAs) \rightarrow EXR$  |  |  |  |  |  |
|  |                    | Moves the memory operand contents or immediate data to CCR or EXR. Although CCR and EXR are 8-bit registers, word-size transfers are performed between them and memory. The upper 8 bits are valid.     |  |  |  |  |  |
| STC                                    | B/W                | $CCR \to (EAd),  EXR \to (EAd)$   |  |  |  |  |  |
|  |                    | Transfers CCR or EXR contents to a general register or memory operand. Although CCR and EXR are 8-bit registers, word-size transfers are performed between them and memory. The upper 8 bits are valid. |  |  |  |  |  |
| ANDC                                   | В                  | $CCR \land \#IMM \to CCR,  EXR \land \#IMM \to EXR$   |  |  |  |  |  |
|  |                    | Logically ANDs the CCR or EXR contents with immediate data.   |  |  |  |  |  |
| ORC                                    | В                  | $CCR \lor \#IMM \to CCR,  EXR \lor \#IMM \to EXR$   |  |  |  |  |  |
|  |                    | Logically ORs the CCR or EXR contents with immediate data.  |  |  |  |  |  |
| XORC                                   | В                  | $CCR \oplus \#IMM \to CCR, EXR \oplus \#IMM \to EXR$  |  |  |  |  |  |
|  |                    | Logically exclusive-ORs the CCR or EXR contents with immediate data.  |  |  |  |  |  |
| NOP                                    |                    | $PC + 2 \rightarrow PC$   |  |  |  |  |  |
|  |                    | Only increments the program counter.  |  |  |  |  |  |
| Note: *                                | Size refers to     | the operand size.   |  |  |  |  |  |
|  | B: Byte<br>W: Word |   |  |  |  |  |  |

## Table 2.9 System Control Instructions

| Instruction | Size | Function  |
|-------------|------|---|
| EEPMOV.B    | _    | if R4L ≠ 0 then<br>Repeat @ER5+ → @ER6+<br>R4L-1 → R4L<br>Until R4L = 0<br>else next:   |
| EEPMOV.W    | _    | if R4 $\neq$ 0 then<br>Repeat @ER5+ $\rightarrow$ @ER6+<br>R4-1 $\rightarrow$ R4<br>Until R4 = 0<br>else next:  |
|             |      | Transfers a data block. Starting from the address set in ER5, transfers data for the number of bytes set in R4L or R4 to the address location set in ER6. |
|             |      | Execution of the next instruction begins as soon as the transfer is completed.  |

#### Table 2.10 Block Data Transfer Instructions

#### 2.6.2 Basic Instruction Formats

The H8S/2000 CPU instructions consist of 2-byte (1-word) units. An instruction consists of an operation field (op), a register field (r), an effective address extension (EA), and a condition field (cc).

Figure 2.9 shows examples of instruction formats.

• Operation field

Indicates the function of the instruction, the addressing mode, and the operation to be carried out on the operand. The operation field always includes the first four bits of the instruction. Some instructions have two operation fields.

• Register field

Specifies a general register. Address registers are specified by 3 bits, and data registers by 3 bits or 4 bits. Some instructions have two register fields, and some have no register field.

• Effective address extension

8, 16, or 32 bits specifying immediate data, an absolute address, or a displacement.

• Condition field

Specifies the branching condition of Bcc instructions.



| (1) O | (1) Operation field only  |                 |                    |                             |  |  |  |  |  |  |
|-------|---|-----------------|--------------------|-----------------------------|--|--|--|--|--|--|
|       |   | ор              | NOP, RTS, etc.     |                             |  |  |  |  |  |  |
| (2) O | Operation field and register fields                                   |                 |                    |                             |  |  |  |  |  |  |
|       | ор  | rn              | ADD.B Rn, Rm, etc. |                             |  |  |  |  |  |  |
| (3) O | peration field, register field  | s, and effectiv | e address extens   | sion                        |  |  |  |  |  |  |
|       | ор  | rn              | rm                 | MOV.B @(d:16, Rn), Rm, etc. |  |  |  |  |  |  |
|       | E/  | A (disp)        |                    |                             |  |  |  |  |  |  |
| (4) O | (4) Operation field, effective address extension, and condition field |                 |                    |                             |  |  |  |  |  |  |
|       | ор сс   | E               | A (disp)           | BRA d:16, etc.              |  |  |  |  |  |  |

Figure 2.9 Instruction Formats (Examples)



## 2.7 Addressing Modes and Effective Address Calculation

The H8S/2000 CPU supports the eight addressing modes listed in table 2.11. Each instruction uses a subset of these addressing modes.

Arithmetic and logic operations instructions can use the register direct and immediate addressing modes. Data transfer instructions can use all addressing modes except program-counter relative and memory indirect. Bit manipulation instructions can use register direct, register indirect, or absolute addressing mode to specify an operand, and register direct (BSET, BCLR, BNOT, and BTST instructions) or immediate (3-bit) addressing mode to specify a bit number in the operand.

| No. | Addressing Mode                       | Symbol                     |
|-----|---------------------------------------|----------------------------|
| 1   | Register direct                       | Rn                         |
| 2   | Register indirect                     | @ERn                       |
| 3   | Register indirect with displacement   | @(d:16,ERn)/@(d:32,ERn)    |
| 4   | Register indirect with post-increment | @ERn+                      |
|     | Register indirect with pre-decrement  | @-ERn                      |
| 5   | Absolute address                      | @aa:8/@aa:16/@aa:24/@aa:32 |
| 6   | Immediate                             | #xx:8/#xx:16/#xx:32        |
| 7   | Program-counter relative              | @(d:8,PC)/@(d:16,PC)       |
| 8   | Memory indirect                       | @@aa:8                     |

#### Table 2.11 Addressing Modes

### 2.7.1 Register Direct—Rn

The register field of the instruction code specifies an 8-, 16-, or 32-bit general register which contains the operand. R0H to R7H and R0L to R7L can be specified as 8-bit registers. R0 to R7 and E0 to E7 can be specified as 16-bit registers. ER0 to ER7 can be specified as 32-bit registers.

### 2.7.2 Register Indirect—@ERn

The register field of the instruction code specifies an address register (ERn) which contains the address of a memory operand. If the address is a program instruction address, the lower 24 bits are valid and the upper 8 bits are all assumed to be 0 (H'00).



### 2.7.3 Register Indirect with Displacement—@(d:16, ERn) or @(d:32, ERn)

A 16-bit or 32-bit displacement contained in the instruction code is added to an address register (ERn) specified by the register field of the instruction, and the sum gives the address of a memory operand. A 16-bit displacement is sign-extended when added.

#### 2.7.4 Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or @-ERn

#### (1) Register Indirect with Post-Increment—@ERn+

The register field of the instruction code specifies an address register (ERn) which contains the address of a memory operand. After the operand is accessed, 1, 2, or 4 is added to the address register contents and the sum is stored in the address register. The value added is 1 for byte access, 2 for word access, and 4 for longword access. For word or longword transfer instructions, the register value should be even.

### (2) Register Indirect with Pre-Decrement—@-ERn

The value 1, 2, or 4 is subtracted from an address register (ERn) specified by the register field in the instruction code, and the result becomes the address of a memory operand. The result is also stored in the address register. The value subtracted is 1 for byte access, 2 for word access, and 4 for longword access. For word or longword transfer instructions, the register value should be even.

### 2.7.5 Absolute Address—@aa:8, @aa:16, @aa:24, or @aa:32

The instruction code contains the absolute address of a memory operand. The absolute address may be 8 bits long (@aa:8), 16 bits long (@aa:16), 24 bits long (@aa:24), or 32 bits long (@aa:32). Table 2.12 indicates the accessible absolute address ranges.

To access data, the absolute address should be 8 bits (@aa:8), 16 bits (@aa:16), or 32 bits (@aa:32) long. For an 8-bit absolute address, the upper 24 bits are all assumed to be 1 (H'FFFF). For a 16-bit absolute address, the upper 16 bits are a sign extension. For a 32-bit absolute address, the entire address space is accessed.

A 24-bit absolute address (@aa:24) indicates the address of a program instruction. The upper 8 bits are all assumed to be 0 (H'00).



| Absolute Add                | ress             | Advanced Mode                              |
|-----------------------------|------------------|--|
| Data address                | 8 bits (@aa:8)   | H'FFFF00 to H'FFFFF                        |
|                             | 16 bits (@aa:16) | H'000000 to H'007FFF, H'FF8000 to H'FFFFFF |
|                             | 32 bits (@aa:32) | H'000000 to H'FFFFF                        |
| Program instruction address | 24 bits (@aa:24) |  |

#### Table 2.12 Absolute Address Access Ranges

#### 2.7.6 Immediate—#xx:8, #xx:16, or #xx:32

The 8-bit (#xx:8), 16-bit (#xx:16), or 32-bit (#xx:32) immediate data contained in an instruction code can be used directly as an operand.

The ADDS, SUBS, INC, and DEC instructions implicitly contain immediate data in their instruction codes. Some bit manipulation instructions contain 3-bit immediate data in the instruction code, specifying a bit number. The TRAPA instruction contains 2-bit immediate data in its instruction code, specifying a vector address.

#### 2.7.7 Program-Counter Relative—@(d:8, PC) or @(d:16, PC)

This mode can be used by the Bcc and BSR instructions. An 8-bit or 16-bit displacement contained in the instruction code is sign-extended to 24 bits and added to the 24-bit address indicated by the PC value to generate a 24-bit branch address. Only the lower 24 bits of this branch address are valid; the upper 8 bits are all assumed to be 0 (H'00). The PC value to which the displacement is added is the address of the first byte of the next instruction, so the possible branching range is -126 to +128 bytes (-63 to +64 words) or -32766 to +32768 bytes (-16383 to +16384 words) from the branch instruction. The resulting value should be an even number.



#### 2.7.8 Memory Indirect—@@aa:8

This mode can be used by the JMP and JSR instructions. The instruction code contains an 8-bit absolute address specifying a memory operand which contains a branch address. The upper bits of the 8-bit absolute address are all assumed to be 0, so the address range is 0 to 255 (H'000000 to H'0000FF in advanced mode).

In advanced mode, the memory operand is a longword operand, the first byte of which is assumed to be 0 (H'00).

Note that the top area of the address range in which the branch address is stored is also used for the exception vector area. For further details, see section 3, Exception Handling.

If an odd address is specified in word or longword memory access, or as a branch address, the least significant bit is regarded as 0, causing data to be accessed or the instruction code to be fetched at the address preceding the specified address. (For further information, see section 2.5.2, Memory Data Formats.)





Figure 2.10 Branch Address Specification in Memory Indirect Addressing Mode


#### 2.7.9 Effective Address Calculation


Table 2.13 indicates how effective addresses are calculated in each addressing mode.

#### Table 2.13 Effective Address Calculation









RENESAS

Note: \* For this LSI, normal mode is not available.

## 2.8 Processing States

The H8S/2000 CPU has five main processing states: the reset state, exception handling state, program execution state, bus-released state, and program stop state. Figure 2.11 indicates the state transitions.

Reset state

In this state the CPU and internal peripheral modules are all initialized and stopped. When the  $\overline{\text{RES}}$  input goes low, all current processing stops and the CPU enters the reset state. All interrupts are masked in the reset state. Reset exception handling starts when the  $\overline{\text{RES}}$  signal changes from low to high. For details, see section 3, Exception Handling. The reset state can also be entered by a watchdog timer overflow.

• Exception-handling state

The exception-handling state is a transient state that occurs when the CPU alters the normal processing flow due to an exception source, such as, a reset, trace, interrupt, or trap instruction. The CPU fetches a start address (vector) from the exception vector table and branches to that address. For further details, see section 3, Exception Handling.

• Program execution state

In this state the CPU executes program instructions in sequence.

• Bus-released state

The bus-released state occurs when the bus has been released in response to a bus request from a bus master other than the CPU. While the bus is released, the CPU halts operations.

• Program stop state

This is a power-down state in which the CPU stops operating. The program stop state occurs when a SLEEP instruction is executed. For details, see section 6, Power-Down Modes.






Figure 2.11 State Transitions



## 2.9 Usage Notes

#### 2.9.1 TAS Instruction

Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction. The H8S and H8/300 Series C/C++ Compiler of Renesas Technology Corp. does not generate a TAS instruction. Accordingly, when a TAS instruction is used as a user-defined embedded function, register ER0, ER1, ER4, or ER5 should be used.

#### 2.9.2 STM and LDM Instructions

The ER7 register is used as a stack pointer in an STM and LDM instructions. Accordingly, ER7 cannot be stored by STM or loaded by LDM. Two, three, or four registers can be stored or loaded by a single STM or LDM instruction. The combination of registers that can be stored or loaded are as follows.

- Two registers: ER0 and ER1, ER2 and ER3, or ER4 and ER5
- Three registers: ER0 to ER2 or ER4 to ER6
- Four registers: ER0 to ER3

The H8S and H8/300 Series C/C++ Compiler of Renesas Technology Corp. does not generate an STM or LDM instruction that uses ER7.

#### 2.9.3 Note on Bit Manipulation Instructions


Bit manipulation instructions such as BSET, BCLR, BNOT, BST, and BIST read data in byte units, perform bit manipulation, and write data in byte units. Thus, care must be taken when these bit manipulation instructions are executed for a register or port including write-only bits.

In addition, the BCLR instruction can be used to clear the flag of an internal I/O register. In this case, if the flag to be cleared has been set by an interrupt processing routine, the flag need not be read before executing the BCLR instruction.




### 2.9.4 EEPMOVE Instruction

1. The EEPMOVE instruction performs a block transfer. As shown in the following figure, EEPMOV transfers data whose start address is indicated by R5 for the number of bytes indicated by R4L to the address indicated by R6.



 R4L and R6 should be set so that the end address (R6 + R4L) of the transfer destination does not exceed H'FFFF (R6 should not change from H'FFFF to H'0000 during EEPMOV instruction execution).



# Section 3 Exception Handling

## 3.1 Exception Handling Types and Priority

As table 3.1 indicates, exception handling is caused by a reset, trace, NMI interrupt, trap instruction, or interrupt. Exception handling is prioritized as shown in table 3.1. If two or more exceptions occur simultaneously, they are accepted and processed in order of priority. Exception sources, the stack structure, and operation of the CPU vary depending on the interrupt control mode. For details on the interrupt control mode, see section 4, Interrupt Controller.

| Priority | Exception Type                 | Start Timing of Exception Handling   |  |  |  |  |
|----------|--------------------------------|--|--|--|--|--|
| High     | Reset                          | Started immediately after a low-to-high transition at the $\overline{\text{RES}}$ pin, or by other reset sources. The CPU enters the reset state when the $\overline{\text{RES}}$ pin is low.                      |  |  |  |  |
|          | Trace*1                        | Started when execution of the current instruction or exception handling ends, if the trace (T) bit in EXR is set to 1.   |  |  |  |  |
|          | NMI                            | Generated when an edge of the $\overline{\text{NMI}}$ pin is input. An NMI interrupt request has the highest priority among interrupt requests. It is always accepted regardless of the value of the I bit in CCR. |  |  |  |  |
|          | Trap instruction* <sup>3</sup> | Started by execution of a trap instruction (TRAPA).  |  |  |  |  |
| Low      | Interrupt                      | Started when execution of the current instruction or exception handling ends, if an interrupt request has been issued.* <sup>2</sup>   |  |  |  |  |
| Notes: 1 | Traces are enabled             | only in interrupt control mode 2. Trace exception handling is not  |  |  |  |  |

 Table 3.1
 Exception Handling Types and Priority

Notes: 1. Traces are enabled only in interrupt control mode 2. Trace exception handling is not executed after execution of an RTE instruction.

2. Interrupt detection is not performed on completion of ANDC, ORC, XORC, or LDC instruction execution, or on completion of reset exception handling.

3. Trap instruction exception handling requests are accepted at all times in program execution state.

## 3.2 Exception Handling Sources and Vector Table

Different vector addresses are assigned to different exception sources. For details on the exception sources and their vector addresses, see section 4, Interrupt Controller.



## 3.3 Reset

A reset has the highest exception handling priority. When the  $\overline{\text{RES}}$  pin goes low, all processing halts and this LSI enters the reset. To ensure that this LSI is reset, hold the  $\overline{\text{RES}}$  pin low for the specified time at power-on and during operation, hold the  $\overline{\text{RES}}$  pin low for the specified time. A reset initializes the internal state of the CPU and the registers of on-chip peripheral modules, and selects low-speed on-chip oscillator as a system clock. The chip can also be reset by detection of the low-voltage, overflow of the watchdog timer, or software.

The interrupt control mode is 0 immediately after reset.

#### 3.3.1 Reset Sources

This LSI enters the reset state by reset sources listed in table 3.2. If multiple reset sources occur simultaneously, a reset source having the highest priority will be accepted. A reset source can be identified by reading the reset source flag register (RSTFR).

For details on a low-voltage detection reset, see section 26, Low-Voltage Detection Circuits. For details on a watchdog timer overflow reset, see section 19, Watchdog Timer (WDT).

| Reset Source                         | Description   | Priority  |
|--------------------------------------|---|-----------|
| Reset by $\overline{\text{RES}}$ pin | This LSI enters the reset state if the $\overline{\text{RES}}$ pin is held low for at least a specified period. | High<br>♠ |
| Low-voltage detection reset          | This LSI enters the reset state if the power voltage becomes the specified voltage or lower.                    | -         |
| Watchdog timer overflow reset        | This LSI enters the reset state if the counter in the watchdog timer overflows.                                 | -         |
| Software reset                       | This LSI enters the reset state if the SRST bit in RSTCR is set to 1.   | Low       |

#### Table 3.2 List of Reset Sources

#### (1) Reset Source Flag Register (RSTFR)

|                        | Address: H'FF0620  |     |            |   |   |                      |              |             |             |      |
|------------------------|--|-----|------------|---|---|----------------------|--------------|-------------|-------------|------|
|                        | Bit:   | b7  |            | b6  | b5  | b4                   | b3           | b2          | b1          | b0   |
|                        |  |     |            | —   | SWRST   | PRST                 | LVD2RST      | LVD1RST     | PORRST      | WRST |
| Value after reset: 0 0 |  |     | 0          | (0)   | (0)   | (0)                  | (0)          | (0)         | (0)         |      |
| Bit                    | Bit Symbol Bit Name  |     |            | Desci   | ription   |                      |              |             | R/W         |      |
| 7                      | _  |     | Res        | erved   | This b  | it is read as        | 0. The write | e value sho | ould be 0.  | _    |
| 6                      | _  |     | _          |   |   |                      |              |             |             |      |
| 5                      | SWRS   | ST  |            | tware reset   | 1: Ind  | icates that a        | reset by a   | software re | set occurs. | R/W  |
|                        |  |     | dete       | ection flag   |   | cates that a occur.  | reset by a   | software re | set does    |      |
| 4                      | PRST   |     |            | 1: Ind  | cates that a  | reset by a           | RES pin re   | set occurs. | R/W         |      |
|                        | detection flag   |     |            |   | 0: Ind<br>not   |                      |              |             |             |      |
| 3                      | LVD2F  | RST | LVD2 reset |   | 1: Ind  | R/W                  |              |             |             |      |
|                        |  |     | dete       | ection flag   | 0: Indicates that a reset by a LVD2 reset does not occur. |                      |              |             |             |      |
| 2                      | LVD1F  | RST | LVD1 reset |   | 1: Indicates that a reset by a LVD1 reset occurs.         |                      |              |             |             | R/W  |
|                        | detection flag   |     |            |   | 0: Indicates that a reset by a LVD1 reset does not occur. |                      |              |             |             |      |
| 1                      | PORR   | ST  |            |   | 1: Indicates that a reset by a LVD0 reset occurs.         |                      |              |             |             | R/W  |
|                        | detection flag   |     |            | 0: Indicates that a reset by a LVD0 reset does not occur. |   |                      |              |             |             |      |
| 0                      | WRST   | -   | rese       | et detection  |   | cates that a rflows. | reset by a   | watchdog t  | imer        | R/W  |
|                        |  |     | flag       |   |   | cates that a occur.  | reset by a   | watchdog t  | imer does   |      |
| Noto                   | ato: Each flag in this register can be cleared by writing 0 to it. The write value to the reconved |     |            |   |   |                      |              |             |             |      |

Note: Each flag in this register can be cleared by writing 0 to it. The write value to the reserved bits should always be 0.



#### (2) Reset Control Register (RSTCR)

| Ac         | dress: H  | FF06DA                               |             |       |  |             |             |             |      |  |
|------------|-----------|--------------------------------------|-------------|-------|--|-------------|-------------|-------------|------|--|
|            | Bit:      | b7                                   | b6          | b5    | b4   | b3          | b2          | b1          | b0   |  |
|            |           | WI                                   | WE          | —     | -  | _           | —           | -           | SRST |  |
| Value afte | er reset: | 1                                    | 0           | 0     | 0  | 0           | 0           | 0           | 0    |  |
| Bit        | Symb      | ol Bit                               | Name        | Des   | cription   |             |             |             | R/W  |  |
| 7          | WI        | Wri                                  | te inhibit  | 0: W  | riting is pe   | rmitted.    |             |             | W    |  |
|            |           |                                      |             | 1: W  | 1: Writing is inhibited.                               |             |             |             |      |  |
| 6          | WE        | Write enable 0: Writing is disabled. |             |       |  |             |             |             | R/W  |  |
|            |           |                                      |             | 1: W  | 1: Writing is enabled.                                 |             |             |             |      |  |
|            |           |                                      |             | [Set  | [Setting condition]                                    |             |             |             |      |  |
|            |           |                                      |             | Whe   | en 0 is writte   | en to WI a  | nd 1 is wri | tten to WE. |      |  |
|            |           |                                      |             | [Clea | aring condi  | tion]       |             |             |      |  |
|            |           |                                      |             | Whe   | en 0 is writte   | en to WI a  | nd WE.      |             |      |  |
| 5 to 1     | _         | Res                                  | served      |       | These bits are read as 0. The write value should be 0. |             |             |             |      |  |
| 0          | SRST      | Sof                                  | tware reset | 0: N  | ormal oper   | ation       |             |             | R/W  |  |
|            |           |                                      |             | 1: A  | software re  | eset is gen | erated.     |             |      |  |

Note: A MOV instruction should be used to write to this register.

• WI bit (write inhibit)

This register can be written to only when this bit is 0. This bit is always read as 1.

- WE bit (write enable) Bit 0 in this register can be written to when this bit is 1.
- SRST bit (software reset)

A software reset is generated when this bit is 1.



## 3.3.2 Reset Exception Handling

When the  $\overline{\text{RES}}$  pin goes high after being held low for the necessary time, this LSI starts reset exception handling as follows:

- 1. The internal state of the CPU and the registers of the on-chip peripheral modules are initialized, VOFR is cleared to H'0000, the T bit in EXR is cleared to 0, and the I bit in EXR and CCR is set to 1.
- 2. The low-speed on-chip oscillator is selected as a system clock.
- 3. After the reset exception handling vector address is read and transferred to the PC, program execution starts from the address indicated by the PC.




Figure 3.1 shows an example of the reset sequence.

Figure 3.1 Reset Sequence

RENESAS

#### 3.3.3 Interrupts immediately after Reset

If an interrupt is accepted after a reset but before the stack pointer (SP) is initialized, the PC and CCR will not be saved correctly, leading to a program crash. To prevent this, all interrupt requests, including NMI, are disabled immediately after a reset. Since the first instruction of a program is always executed immediately after the reset state ends, make sure that this instruction initializes the stack pointer (example: MOV.L #xx: 32, SP).

#### 3.3.4 On-Chip Peripheral Functions after Reset Release

After release from a reset, MSTCR is initialized, and the DTC and all modules other than timer RE enter module standby mode.

Consequently, on-chip peripheral module registers cannot be read or written to. Register reading and writing is enabled when module standby mode is exited.



## **3.4** Trace Exception Handling

Traces are enabled in interrupt control mode 2. Trace mode is not activated in interrupt control mode 0, irrespective of the state of the T bit. For details on interrupt control modes, see section 4, Interrupt Controller.

If the T bit in EXR is set to 1, trace mode is activated. In trace mode, a trace exception occurs on completion of each instruction. Trace mode is not affected by the interrupt masking bit in CCR. Table 3.3 shows the state of CCR and EXR after execution of trace exception handling. Trace mode is canceled by clearing the T bit in EXR to 0. The T bit saved on the stack retains its value of 1, and trace mode resumes when control is returned from the trace exception handling routine by the RTE instruction. Trace exception handling is not carried out after execution of the RTE instruction.

Interrupts are accepted even within the trace exception handling routine.

#### Table 3.3 Status of CCR and EXR after Trace Exception Handling

|                        |   | CCR             |                    | EXR      |  |
|------------------------|---|-----------------|--------------------|----------|--|
| Interrupt Control Mode | I | UI              | l2 to l0           | Т        |  |
| 0                      |   | Trace exception | on handling cannot | be used. |  |
| 2                      | 1 |                 | _                  | 0        |  |
| [Legend]               |   |                 |                    |          |  |
| 1: Set to 1            |   |                 |                    |          |  |

0: Cleared to 0

—: Retains value prior to execution.



## 3.5 Interrupt Exception Handling

Interrupts are controlled by the interrupt controller. The interrupt controller has two interrupt control modes and can assign interrupts other than NMI to four priority/mask levels to enable multiplexed interrupt control. The source to start interrupt exception handling and the vector address differ depending on the product. For details, see section 4, Interrupt Controller.

The interrupt exception handling is as follows:

- 1. The values in the program counter (PC), condition code register (CCR), and extended register (EXR) are saved in the stack.
- 2. The interrupt mask bit is updated and the T bit is cleared to 0.
- 3. A vector address corresponding to the interrupt source is generated, the start address is loaded from the vector table to the PC, and program execution starts from that address.

## 3.6 Trap Instruction Exception Handling

Trap instruction exception handling starts when a TRAPA instruction is executed. Trap instruction exception handling can be executed at all times in the program execution state.

The trap instruction exception handling is as follows:

- 1. The values in the program counter (PC), condition code register (CCR), and extended register (EXR) are saved in the stack.
- 2. The interrupt mask bit is updated and the T bit is cleared to 0.
- 3. A vector address corresponding to the interrupt source is generated, the start address is loaded from the vector table to the PC, and program execution starts from that address.

The TRAPA instruction fetches a start address from a vector table entry corresponding to a vector number from 0 to 3, as specified in the instruction code.

Table 3.4 shows the status of CCR and EXR after execution of trap instruction exception handling.

|                        |   | CCR |          | EXR |
|------------------------|---|-----|----------|-----|
| Interrupt Control Mode | I | UI  | l2 to l0 | Т   |
| 0                      | 1 |     | _        | _   |
| 2                      | 1 |     | _        | 0   |
| [Legend]               |   |     |          |     |
| 1: Set to 1            |   |     |          |     |
| 0: Cleared to 0        |   |     |          |     |
|                        |   |     |          |     |

#### Table 3.4 Status of CCR and EXR after Trap Instruction Exception Handling

--: Retains value prior to execution.

## 3.7 Stack Status after Exception Handling

Figure 3.2 shows the stack after completion of trap instruction exception handling and interrupt exception handling.




Figure 3.2 Stack Status after Exception Handling



## 3.8 Usage Note

When accessing word data or longword data, this LSI assumes that the lowest address bit is 0. The stack should always be accessed by word transfer instruction or longword transfer instruction, and the value of the stack pointer (SP, ER7) should always be kept even. Use the following instructions to save registers:

PUSH.W Rn (or MOV.W Rn, @-SP) PUSH.L ERn (or MOV.L ERn, @-SP)

Use the following instructions to restore registers:

| POP.W | Rn  | (or | MOV.W | @SP+, | Rn)  |
|-------|-----|-----|-------|-------|------|
| POP.L | ERn | (or | MOV.L | @SP+, | ERn) |

Setting SP to an odd value may lead to a malfunction. Figure 3.3 shows an example of operation when the SP value is odd.




Figure 3.3 Operation when SP Value Is Odd

Rev. 1.00 Oct. 03, 2008 Page 72 of 962 REJ09B0465-0100

## RENESAS

# Section 4 Interrupt Controller

## 4.1 Features

• Two interrupt control modes

Either of the two interrupt control modes can be selected by means of the INTM1 and INTM0 bits in the interrupt control register (INTCR).

• Priorities settable with IPR

An interrupt priority register (IPR) is provided for setting interrupt priorities. Four priority levels can be set for each module for all interrupts except NMI. NMI and some flash memory interrupts are assigned the highest priority level of 3, and can be accepted at all times.

Independent vector addresses

Most interrupt sources are assigned independent vector addresses, making it unnecessary for the source to be identified in the interrupt handling routine.

• Nine external interrupts


NMI is the highest-priority interrupt, and is accepted at all times. Rising edge or falling edge can be selected for NMI. Falling edge, rising edge, or both edges can be selected independently for  $\overline{IRQ7}$  to  $\overline{IRQ0}$ .

DTC control

DTC activation is performed by means of interrupt requests.



A block diagram of the interrupt controller is shown in figure 4.1.






Table 4.1 shows the pin configuration of the interrupt controller.

#### Table 4.1Pin Configuration

| Name         | I/O                                      | Function  |  |  |
|--------------|--|---|--|--|
| NMI          | NMI Input Nonmaskable external interrupt |   |  |  |
|              |  | Rising or falling edge can be selected.                       |  |  |
| IRQ7 to IRQ0 | Input                                    | Maskable external interrupts                                  |  |  |
|              |  | Rising, falling, or both edges can be selected independently. |  |  |

## 4.2 **Register Descriptions**

- Interrupt control register (INTCR)
- IRQ sense control register H (ISCRH)
- IRQ sense control register L (ISCRL)
- IRQ enable register (IER)
- IRQ status register (ISR)
- Interrupt priority register A (IPRA)
- Interrupt priority register B (IPRB)
- Interrupt priority register C (IPRC)
- Interrupt priority register D (IPRD)
- Interrupt priority register E (IPRE)
- Interrupt priority register F (IPRF)
- Interrupt priority register G (IPRG)
- Interrupt priority register H (IPRH)
- Interrupt priority register I (IPRI)
- Interrupt vector offset register (VOFR)
- IRQ noise canceler control register (INCCR)
- Event link interrupt control status register (ELCSR)



### 4.2.1 Interrupt Control Register (INTCR)

|        | Address: H         | 'FF0520   |              |   |   |                          |               |              |       |
|--------|--------------------|---|--------------|---|---|--------------------------|---------------|--------------|-------|
|        | Bit:               | b7  | b6           | b5  | b4                                      | b3                       | b2            | b1           | b0    |
|        |                    | _   | -            | INTI  | VI[1:0]                                 | NMIEG                    | ADTRG1        | ADTRG0       | —     |
| Value  | after reset:       | 0   | 0            | 0   | 0                                       | 0                        | 0             | 0            | 0     |
| Bit    | Symbo              | ol Bit  | Name         | Descr   | iption                                  |                          |               |              | R/W   |
| 7<br>6 |                    | Re  | served       | These<br>be 0.  | bits are rea                            | ad as 0. Th              | e write valı  | ue should    |       |
| 5<br>4 | INTM[ <sup>-</sup> | INTM[1:0] Interrupt control<br>select mode 1<br>and 0 |              | Inte  | errupts are                             | rol mode 0<br>controlled | by the I bit  |              | R/W   |
|        |                    |   |              | <ul> <li>01: Setting prohibited</li> <li>10: Interrupt control mode 2<br/>Interrupts are controlled by bits I1 and I0, and<br/>IPR.</li> <li>11: Opting prohibited</li> </ul> |   |                          |               |              |       |
| 3      | NMIEC              | à NM  | 1I edge sele | ct 0: Inte  | tting prohik<br>rrupt reque<br>I input. |                          | ated at falli | ng edge of   | R/W   |
|        |                    |   |              |   | rrupt reque<br>input.                   | st is genera             | ated at risir | ng edge of   |       |
| 2      | ADTRO              |   | TRG2 edge    |   | or AD2 co<br>DTRG2 inp                  | onversion is<br>out.     | s started at  | falling edge | e R/W |
|        |                    |   |              |   | or AD2 cc<br>DTRG2 inp                  | onversion is<br>out.     | s started at  | rising edge  | •     |
| 1      | ADTRO              |   | TRG1 edge    |   | or AD2 co<br>DTRG1 inp                  | onversion is<br>out.     | s started at  | falling edge | e R/W |
|        |                    |   |              |   | or AD2 co<br>DTRG1 inp                  | onversion is<br>out.     | s started at  | rising edge  | •     |
| 0      |                    | Re  | served       | This bi   | t is read as                            | s 0. The wr              | ite value sh  | ould be 0.   | _     |

- INTM1 and INTM0 bits (interrupt control select mode 1 and 0) These bits select the interrupt control mode for the interrupt controller.
- NMIEG bit (NMI edge select) Selects the input edge for the NMI pin.

## • ADTRG1 and ADTRG0 bits (ADTRG2 and ADTRG1 edge select) These bits select the input edge for the ADTRG2 and ADTRG1 pins.

## 4.2.2 Interrupt Priority Registers A to I (IPRA to IPRI)

### • IPRA to IPRK

| Address: H'FF0529 to H'FF0531 |      |        |      |        |      |        |      |              |  |
|-------------------------------|------|--------|------|--------|------|--------|------|--------------|--|
| Bit:                          | b7   | b6     | b5   | b4     | b3   | b2     | b1   | b0           |  |
| [                             | IPRr | n[7:6] | IPRr | n[5:4] | IPRr | n[3:2] | IPRI | n[1:0]       |  |
| -<br>Value after reset:       | 1    | 1      | 1    | 1      | 1    | 1      | 1    | 1            |  |
|                               |      |        |      |        |      |        |      | (n = A to I) |  |

| Bit | Symbol    | Bit Name           | Description                    | R/W |
|-----|-----------|--------------------|--------------------------------|-----|
| 7   | IPRn[7:6] | Interrupt priority | 00: Priority level 0 (lowest)  | R/W |
| 6   |           | 7 and 6            | 01: Priority level 1           |     |
|     |           |                    | 10: Priority level 2           |     |
|     |           |                    | 11: Priority level 3 (highest) |     |
| 5   | IPRn[5:4] | Interrupt priority | 00: Priority level 0 (lowest)  | R/W |
| 4   |           | 5 and 4            | 01: Priority level 1           |     |
|     |           |                    | 10: Priority level 2           |     |
|     |           |                    | 11: Priority level 3 (highest) |     |
| 3   | IPRn[3:2] | Interrupt priority | 00: Priority level 0 (lowest)  | R/W |
| 2   |           | 3 and 2            | 01: Priority level 1           |     |
|     |           |                    | 10: Priority level 2           |     |
| _   |           |                    | 11: Priority level 3 (highest) |     |
| 1   | IPRn[1:0] | Interrupt priority | 00: Priority level 0 (lowest)  | R/W |
| 0   |           | 1 and 0            | 01: Priority level 1           |     |
|     |           |                    | 10: Priority level 2           |     |
|     |           |                    | 11: Priority level 3 (highest) |     |

[Legend]

n = A to I

### • IPR7 to IPR0 bits (Interrupt priority 7 to 0)

IPR are nine 8-bit readable/writable registers that set priorities (levels 3 to 0) for interrupt sources other than Nonmaskable interrupt request (NMI). The correspondence between interrupt sources and IPR settings is shown in table 4.2. Setting a value in the range from H'0 to H'3 in the 2-bit groups of bits 7 and 6, 5and 4, 3 and 2, and, 1 and 0 determines the priority of the corresponding interrupt requests.

RENESAS

| Register | Bit 7                          | Bit 6     | Bit 5          | Bit 4                  | Bit 3 | Bit 2                          | Bit 1 | Bit 0                                |  |
|----------|--------------------------------|-----------|----------------|------------------------|-------|--------------------------------|-------|--------------------------------------|--|
| IPRA     | Flas                           | h memory  |                | WDT                    |       | LVD                            |       | CPG                                  |  |
| IPRB     |                                | IRQ0      |                | IRQ1                   |       | IRQ2                           |       | IRQ3                                 |  |
| IPRC     |                                | IRQ4      |                | IRQ5                   |       | IRQ6                           |       | IRQ7                                 |  |
| IPRD     | A/D converter<br>unit 1        |           |                | converter<br>Init 2*1  | DTC   |                                | ELC   |                                      |  |
| IPRE     | SCI3                           | channel 1 | SCI3 channel 2 |                        | SCI3  | SCI3 channel 3                 |       | —                                    |  |
| IPRF     |                                | _         |                |                        |       | IIC2/SSU                       |       | _                                    |  |
| IPRG     |                                | _         | Ti             | mer RA                 | Ti    | Timer RB                       |       | ner RC* <sup>2</sup>                 |  |
| IPRH     | Timer RD unit 0 T<br>channel 0 |           |                | r RD unit 0<br>annel 1 |       | Timer RD unit 1<br>channel 2*3 |       | r RD unit 1<br>annel 3* <sup>3</sup> |  |
| IPRI     | Ti                             | mer RE    |                |                        | Ti    | mer RG                         |       | _                                    |  |

#### Table 4.2 Correspondence between Interrupt Sources and IPR Settings

Notes: --: Reserved

1. Provided for the H8S/20223 group only.

2. Provided for the H8S/20103 group only.

3. Not provided for the H8S/20103 group.



### 4.2.3 IRQ Enable Register (IER)

Address: H'FF0521

|         | Bit:         | b7     | b6     | b5      | b4           | b3          | b2    | b1    | b0    |
|---------|--------------|--------|--------|---------|--------------|-------------|-------|-------|-------|
|         |              | IRQ7E  | IRQ6E  | IRQ5E   | IRQ4E        | IRQ3E       | IRQ2E | IRQ1E | IRQ0E |
| Value a | after reset: | 0      | 0      | 0       | 0            | 0           | 0     | 0     | 0     |
| Bit     | Symbol       | Bit Na | ime    | Descrip | otion        |             |       |       | R/W   |
| 7       | IRQ7E        | IRQ7   | enable | 0: IRQ7 | interrupts   | are disable | d.    |       | R/W   |
|         |              |        |        | 1: IRQ7 | interrupts   | are enable  | d.    |       |       |
| 6       | IRQ6E        | IRQ6   | enable | 0: IRQ6 | interrupts   | are disable | d.    |       | R/W   |
|         |              |        |        | 1: IRQ6 | interrupts   | are enable  | d.    |       |       |
| 5       | IRQ5E        | IRQ5   | enable | 0: IRQ5 | interrupts   | are disable | d.    |       | R/W   |
|         |              |        |        | 1: IRQ5 | interrupts   | are enable  | d.    |       |       |
| 4       | IRQ4E        | IRQ4   | enable | 0: IRQ4 | interrupts   | are disable | d.    |       | R/W   |
|         |              |        |        | 1: IRQ4 | interrupts   | are enable  | d.    |       |       |
| 3       | IRQ3E        | IRQ3   | enable | 0: IRQ3 | interrupts   | are disable | d.    |       | R/W   |
|         |              |        |        | 1: IRQ3 | interrupts   | are enable  | d.    |       |       |
| 2       | IRQ2E        | IRQ2   | enable | 0: IRQ2 | interrupts   | are disable | d.    |       | R/W   |
|         |              |        |        | 1: IRQ2 | interrupts a | are enable  | d.    |       |       |
| 1       | IRQ1E        | IRQ1   | enable | 0: IRQ1 | interrupts   | are disable | d.    |       | R/W   |
|         |              |        |        | 1: IRQ1 | interrupts   | are enable  | d.    |       |       |
| 0       | IRQ0E        | IRQ0   | enable | 0: IRQ0 | interrupts   | are disable | d.    |       | R/W   |
|         |              |        |        | 1: IRQ0 | interrupts   | are enable  | d.    |       |       |
|         |              |        |        |         |              |             |       |       |       |



### 4.2.4 IRQ Sense Control Register H and L (ISCRH and ISCRL)

#### • ISCRH

| Address: I                   | Address: H'FF0522 |         |         |         |         |         |         |         |  |
|------------------------------|-------------------|---------|---------|---------|---------|---------|---------|---------|--|
| Bit:                         | b7                | b6      | b5      | b4      | b3      | b2      | b1      | b0      |  |
|                              | IRQ7SCB           | IRQ7SCA | IRQ6SCB | IRQ6SCA | IRQ5SCB | IRQ5SCA | IRQ4SCB | IRQ4SCA |  |
| Value after reset:           | 0                 | 1       | 0       | 1       | 0       | 1       | 0       | 1       |  |
| • ISCRL<br>Address: H'FE0523 |                   |         |         |         |         |         |         |         |  |
| Bit:                         | b7                | b6      | b5      | b4      | b3      | b2      | b1      | b0      |  |
|                              | IRQ3SCB           | IRQ3SCA | IRQ2SCB | IRQ2SCA | IRQ1SCB | IRQ1SCA | IRQ0SCB | IRQ0SCA |  |
| Value after reset:           | 0                 | 1       | 0       | 1       | 0       | 1       | 0       | 1       |  |

#### • ISCRH

| Bit | Symbol  | Bit Name   | Description  | R/W |
|-----|---------|--|--|-----|
| 7   | IRQ7SCB | IRQ7 sense   | 00: Reserved (setting prohibited)  | R/W |
| 6   | IRQ7SCA | control B and A  | 01: Interrupt request is generated at falling edge of IRQ7 input.                  |     |
|     |         |  | 10: Interrupt request is generated at rising edge of IRQ7 input.                   |     |
|     |         | 11: Interrupt request is generated at both falling and rising edges of IRQ7 input. |  |     |
| 5   | IRQ6SCB | IRQ6 sense   | 00: Reserved (setting prohibited)  | R/W |
| 4   | IRQ6SCA | control B and A  | 01: Interrupt request is generated at falling edge of IRQ6 input.                  |     |
|     |         |  | 10: Interrupt request is generated at rising edge of IRQ6 input.                   |     |
|     |         |  | 11: Interrupt request is generated at both falling and rising edges of IRQ6 input. |     |

| Bit | Symbol  | Bit Name        | Description  | R/W |
|-----|---------|-----------------|--|-----|
| 3   | IRQ5SCB | IRQ5 sense      | 00: Reserved (setting prohibited)  | R/W |
| 2   | IRQ5SCA | control B and A | 01: Interrupt request is generated at falling edge of IRQ5 input.                  |     |
|     |         |                 | 10: Interrupt request is generated at rising edge of IRQ5 input.                   |     |
|     |         |                 | 11: Interrupt request is generated at both falling and rising edges of IRQ5 input. |     |
| 1   | IRQ4SCB | IRQ4 sense      | 00: Reserved (setting prohibited)  | R/W |
| 0   | IRQ4SCA | control B and A | 01: Interrupt request is generated at falling edge of IRQ4 input.                  |     |
|     |         |                 | 10: Interrupt request is generated at rising edge of IRQ4 input.                   |     |
|     |         |                 | 11: Interrupt request is generated at both falling and rising edges of IRQ4 input. |     |



• ISCRL

| Bit | Symbol                  | Bit Name   | Description   | R/W |
|-----|-------------------------|--|---|-----|
| 7   | IRQ3SCB                 | IRQ3 sense<br>control B and A  | 00: Reserved (setting prohibited)   | R/W |
| 6   | IRQ3SCA                 |  | 01: Interrupt request is generated at falling edge of IRQ3 input.                     |     |
|     |                         |  | 10: Interrupt request is generated at rising edge<br>of IRQ3 input.                   |     |
|     |                         | 11: Interrupt request is generated at both falling and rising edges of IRQ3 input. |   |     |
| 5   | IRQ2SCB                 | control P and A  | 00: Reserved (setting prohibited)   | R/W |
| 4   | IRQ2SCA                 |  | 01: Interrupt request is generated at falling edge<br>of IRQ2 input.                  |     |
|     |                         |  | 10: Interrupt request is generated at rising edge<br>of IRQ2 input.                   |     |
|     |                         |  | 11: Interrupt request is generated at both falling and rising edges of IRQ2 input.    |     |
| 3   | IRQ1SCB                 | IRQ1 sense   | 00: Reserved (setting prohibited)   | R/W |
| 2   | IRQ1SCA control B and A | 01: Interrupt request is generated at falling edge<br>of IRQ1 input.               |   |     |
|     |                         |  | 10: Interrupt request is generated at rising edge<br>of IRQ1 input.                   |     |
|     |                         |  | 11: Interrupt request is generated at both falling<br>and rising edges of IRQ1 input. |     |
| 1   | IRQ0SCB                 | IRQ0 sense   | 00: Reserved (setting prohibited)   | R/W |
| 0   | IRQ0SCA control B and A | 01: Interrupt request is generated at falling edge of IRQ0 input.                  |   |     |
|     |                         |  | 10: Interrupt request is generated at rising edge<br>of IRQ0 input.                   |     |
|     |                         |  | 11: Interrupt request is generated at both falling and rising edges of IRQ0 input.    |     |

#### 4.2.5 IRQ Status Register (ISR)

Address: H'FF0524


|         | Bit:         | b7    | b6     | b5          | b4   | b3          | b2           | b1    | b0    |  |
|---------|--------------|-------|--------|-------------|--|-------------|--------------|-------|-------|--|
|         |              | IRQ7F | IRQ6F  | IRQ5F       | IRQ4F  | IRQ3F       | IRQ2F        | IRQ1F | IRQ0F |  |
| Value a | after reset: | 0     | 0      | 0           | 0  | 0           | 0            | 0     | 0     |  |
| Bit     | Symbol       | Bit I | Name   | Descriptio  | 'n   |             |              |       | R/W   |  |
| 7       | IRQ7F        | IRQ   | 7 flag | [Setting co | ndition]   |             |              |       | R/W   |  |
| 6       | IRQ6F        | IRQ   | 6 flag | When t      | he interrup  | t source se | elected by I | SCR   | R/W   |  |
| 5       | IRQ5F        | IRQ   | 5 flag | occurs.     |  |             |              |       | R/W   |  |
| 4       | IRQ4F        | IRQ   | 4 flag | [Clearing c | onditions]   |             |              |       | R/W   |  |
| 3       | IRQ3F        | IRQ   | 3 flag |             | • When 1 is read from the bit and then 0 is written to the same bit.   |             |              |       |       |  |
| 2       | IRQ2F        | IRQ   | 2 flag |             |  |             |              |       |       |  |
| 1       | IRQ1F        | IRQ   | 1 flag |             | <ul> <li>When IRQn interrupt exception handling is<br/>executed while falling, rising, or both-edge<br/>detection is set.</li> </ul> |             |              |       |       |  |
| 0       | IRQ0F        | IRQ   | 0 flag |             |  |             |              |       |       |  |
|         |              |       |        |             | he DTC is<br>DISEL bit   |             |              | •     |       |  |



#### 4.2.6 IRQ Noise Canceler Control Register (INCCR)

|         | Address:    | H'FF0528 | 5                            |   |                            |              |            |             |         |
|---------|-------------|----------|------------------------------|---|----------------------------|--------------|------------|-------------|---------|
|         | Bit:        | b7       | b6                           | b5                                      | b4                         | b3           | b2         | b1          | b0      |
|         |             | _        | _                            | 1                                       | NCCR[5:4]                  | INCC         | R[3:2]     | INCC        | R[1:0]  |
| Value a | fter reset: | 0        | 0                            | 1                                       | 1                          | 1            | 1          | 1           | 1       |
| Bit     | Bit Na      | ame      | Initial Value                |   | Description                |              |            |             | R/W     |
| 7       |             |          | Reserved                     |   | These bits a               |              |            | The write   | _       |
| 6       |             |          |                              |   | value should               | always be    | 0.         |             |         |
| 5       | INCC        | R[5:4]   | Noise cancel                 |   | 00: TBD                    |              |            |             | R/W     |
| 4       |             |          |                              | performance setting 5 and 4 for NMI pin |                            | the TBD      |            |             |         |
|         |             |          |                              |   | 10: Four time              | es of the TE | 3D         |             |         |
|         |             |          |                              |   | 11: Eight tim              | es of the T  | BD         |             |         |
| 3       | INCCI       | R[3:2]   | Noise cancel                 | Noise cancel                            |                            |              |            |             | R/W     |
| 2       |             |          | performance = 3 and 2 for IR | 0                                       | 01: Twice of               | the TBD      |            |             |         |
|         |             |          | IRQ4 pins                    |   | 10: Four time              | es of the TE | 3D         |             |         |
|         |             |          | ·                            |   | 11: Eight times of the TBD |              |            |             |         |
| 1       | INCCI       | R[1:0]   | Noise cancel                 |   | 00: TBD                    |              |            |             | R/W     |
| 0       |             |          | performance and 0 for IR     | 0                                       | 01: Twice of               | the TBD      |            |             |         |
|         |             |          | IRQ0 pins                    |   | 10: Four times of the TBD  |              |            |             |         |
|         |             |          |                              |   | 11: Eight tim              | es of the T  | BD         |             |         |
| Note:   | Noise       | cancel   | performance v                | varies a                                | ccording to the            | e manufact   | urina cond | lition temp | erature |

Note: Noise cancel performance varies according to the manufacturing condition, temperature, and  $V_{\rm cc}.$ 



#### 4.2.7 Interrupt Vector Offset Register (VOFR)

VOFR is a 16-bit readable/writable register that sets an offset for an interrupt vector address. Interrupt vector areas other than the trace interrupt area and trap instruction interrupt area can be varied with the offset. The upper 13 bits are used to set the offset for the interrupt vector address (A23 to A11). Bits 2 to 0 are reserved. The write value should always be 0. This register also can be accessed in 8-bit units.

The vector address can be obtained by adding the VOFR value to the interrupt vector base address as shown above, except for the trace interrupt and trap instruction interrupt.

This register is initialized to H'0000 by a reset.



#### 4.2.8 Event Link Interrupt Control Status Register (ELCSR)

| Add         | lress: H | FF0528 |     |             |     |  |   |              |                        |                     |      |  |
|-------------|----------|--------|-----|-------------|-----|--|---|--------------|------------------------|---------------------|------|--|
|             | Bit:     | b7     |     | b6          |     | b5   | b4  | b3           | b2                     | b1                  | b0   |  |
|             |          | _      |     | —           |     | _  | —   | ELIE2        | ELIE1                  | ELF2                | ELF1 |  |
| Value after | reset:   | 0      |     | 0           |     | 0  | 0   | 0            | 0                      | 0                   | 0    |  |
| Bit         | Sym      | bol    | Bit | t Name      |     | Descr  | iption  |              |                        |                     | R/W  |  |
| 7 to 4      | _        |        | Re  | served      |     | These<br>be 0.   | bits are rea  | ad as 0. Th  | ie write val           | ue should           | _    |  |
| 3           | ELIE     | 2      |     | C interrupt | 2   | 0: ELF   | 2 interrupt   | s are disab  | led.                   |                     | R/W  |  |
|             |          |        | en  | able        |     | 1: ELF   | ELF2 interrupts are enabled.  |              |                        |                     |      |  |
| 2           | ELIE     | 1      |     | C interrupt | : 1 | 0: ELF   | ELF1 interrupts are disabled.   |              |                        |                     | R/W  |  |
|             |          |        | en  | able        |     | 1: ELF   | ELF1 interrupts are enabled.  |              |                        |                     |      |  |
| 1           | ELF2     | 2      |     | C interrupt |     | [Settin  | Setting condition]  |              |                        |                     |      |  |
|             |          |        | fla | g 2         |     | • When the event selected by ELSR30 occurs*1                       |   |              |                        |                     |      |  |
|             |          |        |     |             |     | [Cleari  | ng conditio   | ns]          |                        |                     |      |  |
|             |          |        |     |             |     |  | <ul> <li>When 1 is read from this bit and then 0 is<br/>written to the same bit.</li> </ul> |              |                        |                     |      |  |
|             |          |        |     |             |     | • Wł   | nen the DT  | C is activat | ed by an E             | LF2                 |      |  |
|             |          |        |     |             |     | interrupt, and the DISEL bit in MRB of the DTC is 0.* <sup>2</sup> |   |              |                        | 8 of the DTC        | ;    |  |
| 0           | ELF1     |        |     | C interrupt |     | [Settin  | g condition   | ]            |                        |                     | R/W  |  |
|             |          |        | fla | g 1         |     | • Wł   | nen the eve   | ent selected | d by ELSR <sup>-</sup> | 12 occurs*1         |      |  |
|             |          |        |     |             |     | [Cleari  | ng conditio   | ns]          |                        |                     |      |  |
|             |          |        |     |             |     |  | nen 1 is rea<br>tten to the   |              | bit and the            | en 0 is             |      |  |
|             |          |        |     |             |     | inte   | nen the DTo<br>errupt, and<br>).* <sup>2</sup>  |              |                        | LF1<br>3 of the DTC | ;    |  |

Notes: 1. For details, see section 12, Event Link Controller.

2. When the DTC is activated by an ELF1 or ELF2 interrupt, the event link source module is not affected.

# 4.3 Interrupt Sources

#### 4.3.1 External Interrupt sources

There are nine external interrupts: NMI and IRQ7 to IRQ0. These external interrupts can be used to cause the device to exit from standby mode.

#### (1) NMI Interrupt

The nonmaskable interrupt request (NMI) is the highest-priority interrupt, and always accepted by the CPU regardless of the interrupt control mode or the status of the CPU interrupt mask bits. The NMIEG bit in INTCR can be used to select whether an interrupt is requested at a rising edge or a falling edge on the NMI pin.

## (2) IRQ7 to IRQ0 Interrupts

Interrupts IRQ7 to IRQ0 are generated by an input signal at pins  $\overline{\text{IRQ7}}$  to  $\overline{\text{IRQ0}}$ . IRQ7 to IRQ0 interrupts have the following features:

- Using ISCR, it is possible to select whether an interrupt on the  $\overline{IRQ7}$  to  $\overline{IRQ0}$  input pins is generated by a falling edge, rising edge, or both edges.
- Enabling or disabling of interrupt requests IRQ7 to IRQ0 can be selected with IER.
- The interrupt priority level can be set with IPR.
- The status of interrupt requests IRQ7 to IRQ0 is indicated in ISR. ISR flags can be cleared to 0 by software.

A block diagram of interrupts IRQ7 to IRQ0 is shown in figure 4.2.






Figure 4.2 Block Diagram of IRQ7 to IRQ0 Interrupt

#### 4.3.2 Internal Interrupts

The sources for internal interrupts from on-chip peripheral modules have the following features:

- For each on-chip peripheral module there are flags that indicate the interrupt request status, and enable bits that select enabling or disabling of these interrupts. They can be controlled independently. When the enable bit is set to 1, an interrupt request is issued to the interrupt controller.
- The interrupt priority level can be set by means of IPR.
- The DTC can be activated by a peripheral module interrupt request.
- When the DTC is activated by an interrupt request, it is not affected by the interrupt control mode or CPU interrupt mask bit.



# 4.4 Interrupt Exception Handling Vector Table

Table 4.3 shows interrupt exception handling sources, vector addresses, and interrupt priorities.

For default priorities, the lower the vector number, the higher the priority. When interrupt control mode 2 is set, priorities among modules can be changed by the IPR. Modules set at the same priority will conform to their default priorities. Priorities within a module are fixed.



| Origin of<br>Interrupt<br>Source | Interrupt Source                              | Vector<br>Number | Vector Address* <sup>1</sup> | DTCER | IPR                | Priority   |
|----------------------------------|---|------------------|------------------------------|-------|--------------------|------------|
| <b>RES</b> Pin                   | Reset   | 0                | H'0000 to H'0003             | —     | _                  | High       |
| WDT                              | 1. RES pin reset                              |                  |                              |       |                    | <b></b>    |
| VLD                              | 2. WDT overflow                               |                  |                              |       |                    |            |
|                                  | 3. LVD reset                                  |                  |                              |       |                    |            |
|                                  | 4. Software reset                             |                  |                              |       |                    |            |
| _                                | Reserved                                      | 1 to 4           | H'0004 to H'0013             | _     | _                  | -          |
| CPU                              | Trace   | 5                | H'0014 to H'0017             | _     | _                  | -          |
| _                                | Reserved                                      | 6                | H'0018 to H'001B             | _     | _                  | -          |
| External pin                     | NMI   | 7                | H'001C to H'001F             | _     |                    | -          |
| CPU                              | TRAPA0 (TRAPA #0 instruction)                 | 8                | H'0020 to H'0023             |       |                    | -          |
|                                  | TRAPA0 (TRAPA #1 instruction)                 | 9                | H'0024 to H'0027             |       |                    | -          |
|                                  | TRAPA0 (TRAPA #2 instruction)                 | 10               | H'0028 to H'002B             | _     | _                  | -          |
|                                  | TRAPA0 (TRAPA #3 instruction)                 | 11               | H'002C to H'002F             | _     | _                  | -          |
| _                                | Reserved                                      | 12 to 15         | H'0030 to H'003F             | _     | _                  | -          |
| FLASH                            | IFMBSYA (access<br>when flash memory<br>busy) | 16               | H'0040 to H'0043             |       |                    | -          |
|                                  | IFLRDY (flash<br>memory ready)                | 17               | H'0044 to H'0047             | —     | IPRA7 and IPRA6    |            |
| WDT                              | IWDT (WDT periodic<br>interrupt)              | 18               | H'0048 to H'004B             | _     | IPRA5 and IPRA4    | -          |
| LVD                              | ILVINT1 (low-voltage detected interrupt 1)    | 19               | H'004C to H'004F             |       | IPRA3 and<br>IPRA2 | -          |
|                                  | ILVINT2 (low-voltage detected interrupt 2)    | 20               | H'0050 to H'0053             |       | -                  |            |
| CPG                              | ICKSW (clock<br>switching interrupt)          | 21               | H'0054 to H'0057             |       | IPRA1 and<br>IPRA0 | - ↓<br>Low |

## Table 4.3 Interrupt Sources, Vector Addresses, and Interrupt Priorities

| Origin of<br>Interrupt |  | Vector |                              |        |                    |                 |
|------------------------|--|--------|------------------------------|--------|--------------------|-----------------|
| Source                 | Interrupt Source                         | Number | Vector Address* <sup>1</sup> | DTCER  | IPR                | Priority        |
| External<br>pin        | IRQ0                                     | 22     | H'0058 to H'005B             | DTCEA7 | IPRB7 and IPRB6    | High<br>♠       |
|                        | IRQ1                                     | 23     | H'005C to H'005F             | DTCEA6 | IPRB5 and IPRB4    |                 |
|                        | IRQ2                                     | 24     | H'0060 to H'0063             | DTCEA5 | IPRB3 and IPRB2    | -               |
|                        | IRQ3                                     | 25     | H'0064 to H'0067             | DTCEA4 | IPRB1 and<br>IPRB0 | -               |
|                        | IRQ4                                     | 26     | H'0068 to H'006B             | DTCEA3 | IPRC7 and IPRC6    | -               |
|                        | IRQ5                                     | 27     | H'006C to H'006F             | DTCEA2 | IPRC5 and IPRC4    | -               |
|                        | IRQ6                                     | 28     | H'0070 to H'0073             | DTCEA1 | IPRC3 and IPRC2    | -               |
|                        | IRQ7                                     | 29     | H'0074 to H'0077             | DTCEA0 | IPRC1 and<br>IPRC0 | -               |
| A/D<br>converter       | IADEND_1<br>(conversion end)             | 30     | H'0078 to H'007B             | DTCEB7 | IPRD7 and IPRD6    | -               |
| unit 1                 | IADCMP_1<br>(compare condition<br>match) | 31     | H'007C to H'007F             | DTCEB6 | _                  |                 |
| A/D<br>converter       | IADEND_2<br>(conversion end)             | 32     | H'0080 to H'0083             | DTCEB5 | IPRD5 and IPRD4    | _               |
| unit 2* <sup>2</sup>   | IADCMP_2<br>(compare condition<br>match) | 33     | H'0084 to H'0087             | DTCEB4 | _                  |                 |
| DTC                    | ISWDTEND (data transfer end)             | 34     | H'0088 to H'008B             |        | IPRD3 and IPRD2    | _               |
| ELC                    | ELC1FP (ELSR12<br>event generation)      | 35     | H'008C to H'008F             | DTCEB3 | IPRD1 and<br>IPRD0 | _               |
|                        | ELC2FP (ELSR30 event generation)         | 36     | H'0090 to H'0093             | DTCEB2 |                    | <b>♦</b><br>Low |



| Origin of<br>Interrupt |   | Vector   | <b>M A A A A A A</b>         |        |                    | <b>_</b> |
|------------------------|---|----------|------------------------------|--------|--------------------|----------|
| Source                 | Interrupt Source  | Number   | Vector Address* <sup>1</sup> | DTCER  | IPR                | Priority |
| SCI3<br>channel 1      | SCI3_1 ERI<br>1. Overrun error<br>2. Parity error<br>3. Framing error | 37       | H'0094 to H'0097             | _      | IPRE7 and IPRE6    | High     |
|                        | SCI3_1 RXI  | 38       | H'0098 to H'009B             | DTCEB1 |                    |          |
|                        | SCI3_1 TXI  | 39       | H'009C to H'009F             | DTCEB0 | _                  |          |
|                        | SCI3_1 TEI  | 40       | H'00A0 to H'00A3             | _      | -                  |          |
| SCI3<br>channel 2      | SCI3_2 ERI<br>1. Overrun error<br>2. Parity error<br>3. Framing error | 41       | H'00A4 to H'00A7             | _      | IPRE5 and<br>IPRE4 | -        |
|                        | SCI3_2 RXI  | 42       | H'00A8 to H'00AB             | DTCEC7 | -                  |          |
|                        | SCI3_2 TXI  | 43       | H'00AC to H'00AF             | DTCEC6 | -                  |          |
|                        | SCI3_2 TEI  | 44       | H'00B0 to H'00B3             | _      | _                  |          |
| SCI3<br>channel 3      | SCI3_3 ERI<br>1. Overrun error<br>2. Parity error<br>3. Framing error | 45       | H'00B4 to H'00B7             | _      | IPRE3 and<br>IPRE2 |          |
|                        | SCI3_3 RXI  | 46       | H'00B8 to H'00BB             | DTCEC5 | _                  |          |
|                        | SCI3_3 TXI  | 47       | H'00BC to H'00BF             | DTCEC4 | -                  |          |
|                        | SCI3_3 TEI  | 48       | H'00C0 to H'00C3             | _      | _                  |          |
| _                      | Reserved  | 49 to 58 | H'00C4 to H'00EB             | _      | _                  | -        |
| IIC2/SSU               | 1. IIC-BUS mode<br>— NAKI<br>— STPI<br>2. Clock<br>synchronous mode   | 59       | H'00EC to H'00EF             | _      | IPRF3 and<br>IPRF2 |          |
|                        | — Overrun<br>3. SSU mode  |          |                              |        |                    |          |
|                        | — Overrun (OEI)<br>— Conflict (CEI)                                   |          |                              |        |                    |          |
|                        | RXI   | 60       | H'00F0 to H'00F3             | DTCED7 | _                  |          |
|                        | ТХІ   | 61       | H'00F4 to H'00F7             | DTCED6 | _                  | *        |
|                        | TEI   | 62       | H'00F8 to H'00FB             | _      |                    | Low      |

| Origin of<br>Interrupt<br>Source | Interrupt Source  | Vector<br>Number | Vector Address* <sup>1</sup> | DTCER  | IPR                | Priority        |
|----------------------------------|---|------------------|------------------------------|--------|--------------------|-----------------|
|                                  | Reserved  | 63 to 68         | H'00FC to H'0113             |        |                    | High            |
| Timer RA/<br>HW-LIN              | 1. Timer RA<br>— ITAUD<br>2. HW-LIN<br>— Bus conflict<br>detection<br>(BCDCT)<br>— Sync Break<br>detection<br>(SBDCT)<br>— Sync Field<br>measurement<br>end (SFDCT) | 69               | H'0114 to H'0117             | _      | IPRG5 and<br>IPRG4 | -               |
| Timer RB                         | ITBUD   | 70               | H'0118 to H'011B             |        | IPRG3 and<br>IPRG2 | -               |
| Timer RC* <sup>3</sup>           | ITCMA (input<br>capture A/compare<br>match A)   | 71               | H'011C to H'011F             | DTCED3 | IPRG1 and IPRG0    | -               |
|                                  | ITCMB (input<br>capture B/compare<br>match B)   | 72               | H'0120 to H'0123             | DTCED2 | -                  |                 |
|                                  | ITCMC (input<br>capture C/compare<br>match C)   | 73               | H'0124 to H'0127             | DTCED1 | -                  |                 |
|                                  | ITCMD (input<br>capture D/compare<br>match D)   | 74               | H'0128 to H'012B             | DTCED0 | -                  |                 |
|                                  | ITCOV counter<br>overflow   | 75               | H'012C to H'012F             |        | _                  |                 |
| Timer RD<br>unit 0<br>channel 0  | ITDMA0_0 (input<br>capture A/compare<br>match A)  | 76               | H'0130 to H'0133             | DTCEE7 | IPRH7 and<br>IPRH6 |                 |
|                                  | ITDMB0_0 (input<br>capture B/compare<br>match B)  | 77               | H'0134 to H'0137             | DTCEE6 |                    | <b>↓</b><br>Low |

RENESAS

| Origin of<br>Interrupt<br>Source  | Interrupt Source                                 | Vector<br>Number | Vector Address*1 | DTCER  | IPR                | Priority |
|-----------------------------------|--|------------------|------------------|--------|--------------------|----------|
| Timer RD<br>unit 0<br>channel 0   | ITDMC0_0 (input<br>capture C/compare<br>match C) | 78               | H'0138 to H'013B | DTCEE5 | IPRH7 and<br>IPRH6 | High     |
|                                   | ITCMD0_0 (input<br>capture D/compare<br>match D) | 79               | H'013C to H'013F | DTCEE4 |                    |          |
|                                   | ITDOV0_0 overflow                                | 80               | H'0140 to H'0143 | _      | _                  |          |
|                                   | ITDUD0_0 underflow                               | 81               | H'0144 to H'0147 | _      | _                  |          |
| Timer RD<br>unit 0<br>channel 1   | ITDMA0_1 (input<br>capture A/compare<br>match A) | 82               | H'0148 to H'014B | DTCEE3 | IPRH5 and<br>IPRH4 | -        |
|                                   | ITDMB0_1 (input<br>capture B/compare<br>match B) | 83               | H'014C to H'014F | DTCEE2 | _                  |          |
|                                   | ITDMC0_1 (input<br>capture C/compare<br>match C) | 84               | H'0150 to H'0153 | DTCEE1 | _                  |          |
|                                   | ITCMD0_1 (input<br>capture D/compare<br>match D) | 85               | H'0154 to H'0157 | DTCEE0 | _                  |          |
|                                   | ITDOV0_1 overflow                                | 86               | H'0158 to H'015B | _      | —                  |          |
| Timer RD<br>unit 1<br>channel 2*4 | ITDMA1_2 (input<br>capture A/compare<br>match A) | 87               | H'015C to H'015F | DTCEF7 | IPRH3 and IPRH2    | -        |
|                                   | ITDMB1_2 (input<br>capture B/compare<br>match B) | 88               | H'0160 to H'0163 | DTCEF6 | _                  |          |
|                                   | ITDMC1_2 (input<br>capture C/compare<br>match C) | 89               | H'0164 to H'0167 | DTCEF5 | _                  |          |
|                                   | ITCMD1_2 (input<br>capture D/compare<br>match D) | 90               | H'0168 to H'016B | DTCEF4 | _                  |          |
|                                   | ITDOV1_2 overflow                                | 91               | H'016C to H'016F | _      | _                  | *        |
|                                   | ITDUD1_2 underflow                               | 92               | H'0170 to H'0173 | _      |                    | Low      |

| Origin of<br>Interrupt                                  |  | Vector        | V  | DTOED  |                    | Daisaites        |
|---|--|---------------|--|--------|--------------------|------------------|
| Source<br>Timer RD<br>unit 1<br>channel 3* <sup>3</sup> | ITDMA1_3 (input<br>capture A/compare<br>match A) | Number<br>93  | Vector Address* <sup>1</sup><br>H'0174 to H'0177 | DTCEE3 | IPRH1 and<br>IPRH0 | Priority<br>High |
|   | ITDMB1_3 (input<br>capture B/compare<br>match B) | 94            | H'0178 to H'017B                                 | DTCEE2 | -                  |                  |
|   | ITDMC1_3 (input<br>capture C/compare<br>match C) | 95            | H'017C to H'017F                                 | DTCEE1 | _                  |                  |
|   | ITCMD1_3 (input<br>capture D/compare<br>match D) | 96            | H'0180 to H'0183                                 | DTCEE0 | _                  |                  |
|   | ITDOV1_3 overflow                                | 97            | H'0184 to H'0187                                 |        | _                  |                  |
| _   | Reserved   | 98, 99        | H'0188 to H'018F                                 |        | _                  | -                |
| Timer RE  | Second interrupt                                 | 100           | H'0190 to H'0193                                 | DTCEG4 | IPRI7 and          | -                |
|   | Minute interrupt                                 | 101           | H'0194 to H'0197                                 | DTCEG3 | - IPRI6            |                  |
|   | Hour interrupt                                   | 102           | H'0198 to H'019B                                 | DTCEG2 | _                  |                  |
|   | Day interrupt                                    | 103           | H'019C to H'019F                                 | DTCEG1 | _                  |                  |
|   | Week interrupt                                   | 104           | H'01A0 to H'01A3                                 | DTCEG0 | -                  |                  |
|   | Compare match                                    | 105           | H'01A4 to H'01A7                                 | _      | -                  |                  |
| _   | Reserved   | 106 to<br>108 | H'01A8 to H'01B3                                 | _      |                    | -                |
| Timer RG  | ITGMA (input<br>capture A/compare<br>match A)    | 109           | H'01B4 to H'01B7                                 | DTCEH3 | IPRI3 and<br>IPRI2 | -                |
|   | ITGMB (input<br>capture B/compare<br>match B)    | 110           | H'01B8 to H'01BB                                 | DTCEH2 | -                  |                  |
|   | ITGOV  | 111           | H'01BC to H'01BF                                 |        | -                  | ₩                |
|   | ITGUD  | 112           | H'01C0 to H'01C3                                 | _      | _                  | Low              |

Notes: 1. Lower 16 bits of the vector address when VOFR = H'0000

2. Provided for the H8S/20223 group only. This area is reserved for the other groups.

3. Provided for the H8S/20103 group only. This area is reserved for the other groups.

RENESAS

4. Not provided for the H8S/20103 group.

# 4.5 Interrupt Control Modes and Interrupt Operation

The interrupt controller has two modes: interrupt control mode 0 and interrupt control mode 2. Interrupt operations differ depending on the interrupt control mode. The interrupt control mode is selected by INTCR. Table 4.4 shows the differences between interrupt control mode 0 and interrupt control mode 2.

| Table 4.4 Interrupt Control Modes | Table 4.4 | Interrupt | Control | Modes |
|-----------------------------------|-----------|-----------|---------|-------|
|-----------------------------------|-----------|-----------|---------|-------|

| Interrupt<br>Control Mode | Priority Setting<br>Registers | Interrupt<br>Mask Bits | Description  |
|---------------------------|-------------------------------|------------------------|--|
| 0                         | Default                       | I                      | The priorities of interrupt sources are fixed at the default settings. |
|                           |                               |                        | Interrupt sources except for NMI is masked by the I bit.               |
| 2                         | IPR                           | 11 and 10              | Four priority levels except for NMI can be set with IPR.               |
|                           |                               |                        | Four-level interrupt mask control is performed by bits 11 and 10.      |

#### 4.5.1 Interrupt Control Mode 0

In interrupt control mode 0, interrupt requests except for NMI is masked by the I bit in CCR of the CPU. Figure 4.3 shows a flowchart of the interrupt acceptance operation in this case.

- 1. If an interrupt source occurs when the corresponding interrupt enable bit is set to 1, an interrupt request is sent to the interrupt controller.
- 2. If the I bit is set to 1, only an NMI interrupt is accepted, and other interrupt requests are held pending. If the I bit is cleared, an interrupt request is accepted.
- 3. When interrupt requests are sent to the interrupt controller, the highest-ranked interrupt request according to the priority system is accepted, and other interrupt requests are retained.
- 4. When the CPU accepts an interrupt request, it starts interrupt exception handling after execution of the current instruction has been completed.
- 5. The PC and CCR are saved to the stack area by interrupt exception handling. The PC saved on the stack shows the address of the first instruction to be executed after returning from the interrupt handling routine.
- 6. The I bit in CCR is set to 1. This masks all interrupts except NMI.
- 7. The CPU generates a vector address for the accepted interrupt request and starts execution of the interrupt handling routine at the address indicated by the contents of the start address in the vector table.




Figure 4.3 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 0

RENESAS

#### 4.5.2 Interrupt Control Mode 2

In interrupt control mode 2, mask control is executed in four levels for interrupt requests except NMI by comparing the EXR interrupt mask level (I1 and I0 bits\*) in the CPU and the IPR setting. Figure 4.4 shows a flowchart of the interrupt acceptance operation.

- 1. If an interrupt source occurs when the corresponding interrupt enable bit is set to 1, an interrupt request is sent to the interrupt controller.
- 2. When interrupt requests are sent to the interrupt controller, the interrupt with the highest priority according to the interrupt priority levels set in IPR is selected, and lower-priority interrupt requests are held pending. If the same priority are generated at the same time, the interrupt request is selected according to the default priority system shown in table 4.3.
- 3. Next, the priority of the selected interrupt request is compared with the interrupt mask level set in EXR. An interrupt request with a priority no higher than the mask level set at that time is held pending, and only an interrupt request with a priority higher than the interrupt mask level is accepted.
- 4. When the CPU accepts an interrupt request, it starts interrupt exception handling after execution of the current instruction has been completed.
- 5. The PC, CCR, and EXR are saved to the stack area by interrupt exception handling. The PC saved on the stack shows the address of the first instruction to be executed after returning from the interrupt handling routine.
- 6. The T bit in EXR is cleared to 0. The interrupt mask level is rewritten with the priority level of the accepted interrupt. If the accepted interrupt is NMI, the interrupt mask level is set to H'3.
- 7. The CPU generates a vector address for the accepted interrupt request and starts execution of the interrupt handling routine at the address indicated by the contents of the start address in the vector table.
- Note: \* The I2 bit does not affect the mask control.






Figure 4.4 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 2

RENESAS

## 4.5.3 Interrupt Exception Handling Sequence

Figure 4.5 shows the interrupt exception handling sequence. The example shown is for the case where interrupt control mode 0, the program area, and stack area are in on-chip memory.






Figure 4.5 Interrupt Exception Handling

Rev. 1.00 Oct. 03, 2008 Page 101 of 962 REJ09B0465-0100

RENESAS

#### 4.5.4 Interrupt Response Time

Table 4.5 shows interrupt response time, the interval between generation of an interrupt request and execution of the first instruction in the interrupt handling routine.

#### Table 4.5 Interrupt Response Times

| No.   | Execution Status   | Interrupt Control<br>Mode 0 | Interrupt Control<br>Mode 2 |  |
|-------|--|-----------------------------|-----------------------------|--|
| 1     | Interrupt priority determination*1                                   |                             | 3                           |  |
| 2     | Number of wait states until executing instruction ends <sup>*2</sup> |                             | 1 to 21                     |  |
| 3     | PC, CCR, EXR stack   | 2                           | 3                           |  |
| 4     | Vector fetch   |                             | 2                           |  |
| 5     | Instruction fetch <sup>*3</sup>                                      |                             | 2                           |  |
| 6     | Internal processing <sup>*4</sup>                                    |                             | 2                           |  |
| Total | (using on-chip memory)   | 12 to 32                    | 13 to 33                    |  |

Notes: 1. Two states in case of internal interrupt

- 2. Refers to MULXS and DIVXS instructions.
- 3. Prefetch after interrupt acceptance and interrupt handling routine prefetch
- 4. Internal processing after interrupt acceptance and internal processing after vector fetch

#### 4.5.5 DTC Activation by Interrupt

The DTC can be activated by an interrupt request. In this case, the following options are available:

- 1. Interrupt request to CPU
- 2. Activation request to DTC
- 3. Both of the above

For details of interrupt requests that can be used to activate the DTC, see table 4.3 and section 11, Data Transfer Controller (DTC).

## 4.6 Usage Notes

## 4.6.1 Conflict between Interrupt Generation and Disabling

When an interrupt enable bit is cleared to 0 to mask interrupt requests, the masking becomes effective after execution of the instruction. When an interrupt enable bit is cleared to 0 by an instruction such as BCLR or MOV, if an interrupt is generated during execution of the instruction, the interrupt concerned is still enabled on completion of the instruction, and so interrupt exception handling for that interrupt will be executed after completion of the instruction. However, if there is an interrupt request of higher priority than that interrupt, interrupt exception handling with the higher-priority interrupt is executed, and that lower-priority interrupt will be ignored. The same also applies when an interrupt source flag is cleared to 0. Figure 4.6 shows an example in which the IRQ0E bit in IER is cleared to 0. The above conflict does not occur if an enable bit or interrupt source flag is cleared to 0 while the interrupt is masked.




Figure 4.6 Conflict between Interrupt Generation and Disabling



#### 4.6.2 Instructions that Disable Interrupts

Instructions that disable interrupts are LDC, ANDC, ORC, and XORC. After any of these instructions is executed, all interrupts including NMI are disabled and the next instruction is always executed. When the I bit is set by one of these instructions, the new value becomes valid after two states that execution of the instruction ends.

#### 4.6.3 Time when Interrupts are Disabled

There are time when interrupt acceptance is disabled by the interrupt controller. The interrupt controller disables interrupt acceptance for a 3-state period after the CPU has updated the mask level with an LDC, ANDC, ORC, or XORC instruction.

#### 4.6.4 Interrupts during Execution of EEPMOV Instruction

Interrupt operation differs between the EEPMOV.B instruction and the EEPMOV.W instruction.

With the EEPMOV.B instruction, an interrupt request (including NMI) issued during the transfer is not accepted until the transfer is completed.

With the EEPMOV.W instruction, if an interrupt request is issued during the transfer, interrupt exception handling starts at a break in the transfer cycle. The PC value saved on the stack in this case is the address of the next instruction. Therefore, if an interrupt is generated during execution of an EEPMOV.W instruction, the following coding should be used.

L1: EEPMOV.W MOV.W R4,R4 BNE L1





## 4.6.5 Changing PMR, ISCRH, ISCRL and INCCR

When the PMR, ISCRH, ISCRL, and INCCR are modified to change an IRQ7 to IRQ0 interrupt function, the interrupt request flag bit may be set to 1 at an unintended time. To prevent this, the pin function should be changed when the interrupt request is disabled, then the interrupt request flag should be cleared to 0 after a specific interval time\*.

Figure 4.7 shows the procedure to modify PMR (port mode register), ISCRH, ISCRL, and INCCR and clear the interrupt request flags.

Note: Two states + a minimum interval for input  $(t_{IH}/t_{IL})$ 





#### 4.6.6 IRQ Status Register (ISR)

Depending on the pin state after a reset, IRQnF may be set to 1. Therefore, always read ISR and clear it to 0 after resets.



## 4.6.7 NMI Pin

The NMI pin is also used to set up entry to boot mode on exit from the reset state. In using the NMI pin, note that the low-level should not be being applied to the NMI pins on exit from the reset state (including power-on reset). In general, it is recommended that the connection of a pull-up resistor to the NMI pin.



# Section 5 Clock Pulse Generator

The clock pulse generator is comprised of a high-speed on-chip oscillator (OCO), a 1/2 divider for the high-speed OCO, the main oscillator, a duty correction circuit, a low-speed, OCO, a sub-oscillator, a clock selection circuit, a system clock divider, a PSC divider for peripheral modules, and a  $\phi$ s divider for the bus master and memory.

Table 5.1 lists clock source symbols and their meanings used in this manual.

| Symbol        | Description                                |
|---------------|--|
| φ40           | High-speed OCO output                      |
| φhoco         | High-speed OCO frequency/2                 |
| φίοςο         | Low-speed OCO output                       |
| φosc          | Main oscillator output clock               |
| φsub          | Sub-oscillator output clock                |
| φhigh         | High-speed clock (\u00f6hoco or \u00f6osc) |
| φlow          | Low-speed clock (oloco or osub)            |
| <b>ø</b> base | System base clock                          |
| ф             | System operation clock                     |
| φs            | Bus master operation clock                 |

#### Table 5.1 Clock Source Symbols



# 5.1 Overview

- Choice of two frequencies of the high-speed OCO by the user software: 40 MHz and 32 MHz

The signal generated by dividing the above clock by 2 can be used as a \$\phi base and the above clock can be used as the clock source for timer RA, timer RC, timer RD, and timer RG.

- Trimmable high-speed OCO oscillation frequencies Although the high-speed OCO is trimmed to 40 MHz in its initial state, it can also be trimmed to accommodate specific user operation conditions.
- Main oscillation backup function By detecting a osc stop, it is possible to auton

By detecting a  $\phi$ osc stop, it is possible to automatically switch the system clock to either  $\phi$ hoco or  $\phi$ low.

• Clock switching interrupt function

When the system clock is switched from  $\phi$ osc to  $\phi$ hoco or  $\phi$ loco, a CPU interrupt can be generated if enabled.

Figure 5.1 shows a block diagram of the clock pulse generation circuit.




Figure 5.1 Block Diagram of Clock Pulse Generation Circuit

The system base clock ( $\phi$ base) is the basic clock on which the CPU and on-chip peripheral modules operate.  $\phi$ base can be divided by a value from 1 to 128 in the system clock divider, and the divided clock is supplied as the system clock  $\phi$ . The system clock  $\phi$  is divided by a value from 2 to 8192 in the PSC divider, and the divided clock can be supplied to on-chip peripheral modules. The system clock  $\phi$  is also divided by a value from 1 to 32 in the  $\phi$ s divider, and the divided clock can be supplied to the bus master and memory.

After release from a reset, obase is switched to the low-speed OCO.



# 5.2 **Register Descriptions**

- Backup control register (BAKCR)
- System clock control register (SYSCCR)
- Power-down control register 1 (LPCR1)
- Power-down control register 2 (LPCR2)
- Power-down control register 3 (LPCR3)
- OSC oscillation settling control status register (OSCCSR)
- High-speed OCO control register (HOCR)
- High-speed OCO trimming data protect register (HOTRMDPR)
- High-speed OCO trimming data register 1 (HOTRMDR1)
- High-speed OCO trimming data register 2 (HOTRMDR2)
- High-speed OCO trimming data register 3 (HOTRMDR3)
- High-speed OCO trimming data register 4 (HOTRMDR4)

## 5.2.1 Backup Control Register (BACKR)

|       | Address:     | H'FF06D | 4    |                             |              |                          |              |              |                         |     |
|-------|--------------|---------|------|-----------------------------|--------------|--------------------------|--------------|--------------|-------------------------|-----|
|       | Bit:         | b7      |      | b6                          | b5           | b4                       | b3           | b2           | b1                      | b0  |
|       |              | WI      |      | WE                          | OSCBAKE      | BAKCKSEL                 | CKSWIE       | CKSWIF       | OSCHLT                  | _   |
| Value | after reset: | 1       |      | 0                           | 0            | 0                        | 0            | 0            | 0                       | 0   |
| Bit   | Symb         | ool     | Bit  | t Name                      | Descr        | ription                  |              |              |                         | R/W |
| 7     | WI           |         | Wr   | rite inhibit                | 0: Wri       | ting is perm             | nitted.      |              |                         | W   |
|       |              |         |      |                             | 1: Wri       | ting is inhib            | ited.        |              |                         |     |
| 6     | WE           |         | Wr   | rite enable                 | 0: Wri       | ting is disal            | oled.        |              |                         | R/W |
|       |              |         |      |                             | 1: Wri       | ting is enab             | oled.        |              |                         |     |
|       |              |         |      |                             | [Settir      | ng condition             | ]            |              |                         |     |
|       |              |         |      |                             | When<br>same |                          | to WI and    | 1 is writter | n to WE at the          |     |
|       |              |         |      |                             | [Clear       | ing conditio             | on]          |              |                         |     |
|       |              |         |      |                             | When         | 0 is written             | to WI and    | WE at the    | same time.              |     |
| 5     | OSCE         | BAKE    |      | ternal clock                |              | ernal clock              | backup is    | disabled.    |                         | R/W |
|       |              |         | ba   | ckup enabl                  | e 1: Exte    | ernal clock              | backup is    | enabled.     |                         |     |
| 4     | BAKC         | KSEL    |      | ckup                        | 0: ølov      | N                        |              |              |                         | R/W |
|       |              |         |      | stination cl<br>urce select | Ι. ΦΠΟ       | CO                       |              |              |                         |     |
| 3     | CKSV         | VIE     |      | ock switchi                 |              | errupt reque             | ests are dis | abled.       |                         | R/W |
|       |              |         | inte | errupt enab                 | ole 1: Inte  | errupt reque             | ests are en  | abled.       |                         |     |
| 2     | CKSV         | VIF     |      | ock switchiı<br>errupt flag | -            | lock switchi<br>nerated. | ng interrup  | ot request h | nas not been            | R/W |
|       |              |         |      |                             |              | lock switchi<br>nerated. | ng interrup  | ot request h | nas been                |     |
|       |              |         |      |                             | [Settir      | ng condition             | 1]           |              |                         |     |
|       |              |         |      |                             |              | the system<br>o ¢hoco or |              |              | witched from<br>E is 1. |     |
|       |              |         |      |                             | [Clear       | ing conditio             | on]          |              |                         |     |
|       |              |         |      |                             |              | 1 is read fr<br>me bit.  | om the bit   | and then 0   | is written to           |     |



| Bit | Symbol | Bit Name         | Description  | R/W |
|-----|--------|------------------|--|-----|
| 1   | OSCHLT | Main oscillator  | 0: The external main oscillator is oscillating.                  | R   |
|     |        | stop detect flag | 1: The external main oscillator is stopped.                      |     |
|     |        |                  | [Setting condition]  |     |
|     |        |                  | When the external main oscillator is stopped while OSCBAKE is 1. |     |
| 0   | _      | Reserved         | This bit is read as 0. The write value should be 0.              | _   |

Note: A MOV instruction should be used to write to this register.

• WI bit (write inhibit)

This register can be written to only when this bit is 0. This bit is always read as 1.

- WE bit (write enable) Bits 5 to 2 in this register can be written to when this bit is 1.
- OSCBAKE bit (external clock backup enable)

The main oscillator stop detect circuit is enabled when this bit is 1. When this LSI operates at the external main oscillator clock, the backup function is enabled.

By detecting a dosc stop, the system clock is automatically switched to either thoco or dow.

- CKSWIE bit (clock switching interrupt enable) The main clock switching interrupt requests are enabled when this bit is 1.
- CKSWIF bit (clock switching interrupt enable) This is a clock switching interrupt request flag.
- OSCHLT bit (main oscillator stop detect flag)

When the OSCBAKE bit is 1, this bit indicates the results of external oscillator stop detection. This bit, however, simply indicates whether the oscillator is active or not; it does not indicate a stable oscillation. When OSCBAKE is 0, this bit is always read as 0. An oscillator stop is detected when the external oscillator is between 0 to 2 MHz.



## 5.2.2 System Clock Control Register (SYSCCR)

|       | Address:     | H'FF06D0 |                            |  |  |   |   |                       |     |
|-------|--------------|----------|----------------------------|--|--|---|---|-----------------------|-----|
|       | Bit:         | b7       | b6                         | b5   | b4   | b3  | b2  | b1                    | b0  |
|       | [            | WI       | WE                         | PHIHSEL  | PHILSEL  | —   | SUBN  | NC[1:0]               | -   |
| Value | after reset: | 1        | 0                          | 0  | 0  | 0   | 0   | 0                     | 0   |
| Bit   | Sy           | mbol     | Bit Name                   | Descr  | ription  |   |   |                       | R/W |
| 7     | WI           |          | Write inhibi               |  | ting is pern<br>ting is inhib  |   |   |                       | W   |
| 6     | WE           | Ξ        | Write enabl                | 1: Wri<br>[Settin<br>When<br>same<br>[Clear                              | time.<br>ing conditio  | bled.<br>1]<br>1 to WI and<br>201]                                    | d 1 is writter<br>d WE at the                                     |                       |     |
| 5     | PH           | IHSEL    | φhigh clock<br>source sele | I: oos<br>[Settir<br>When<br>is 0.<br>[Clear<br>• Wi<br>• Wi<br>wh<br>OS | c<br>1 is writter<br>ing conditio<br>hen 0 is wr<br>hen the ma<br>hile the sys | n to this bit<br>ons]<br>itten to this<br>in oscillato<br>tem clock s | while CKS<br>s bit.<br>or stop state<br>selects øos<br>SEL in BAł | e is detecte<br>c and | ed  |
| 4     | PH           | ILSEL    | φlow clock<br>source sele  | 0: øloc  | 0  |   |   |                       | R/W |
| 3     | _            |          | Reserved                   | This b   | it is read a   | s 0. The w  | rite value s  | hould be 0            | . — |



| Bit  | Symbol | Bit Name             | Description  | R/W |
|------|--------|----------------------|--|-----|
| 2, 1 | SUBNC  | φsub noise           | 00: The sampling circuit is disabled.  | R/W |
|      | [1:0]* | canceler<br>sampling | 01: Sampling is performed at <a href="https://doi.org/action.com">https://doi.org/action.com</a> |     |
|      |        | function             | 10: Sampling is performed at <a href="https://doi.org/16.00">https://doi.org/10.00</a>           |     |
|      |        | setting              | 11: Setting prohibited   |     |
| 0    | —      | Reserved             | This bit is read as 0. The write value should be 0.  |     |

Note: A MOV instruction should be used to write to this register.

\* When the operation clock of the CPU selects  $\phi low,$  the sampling circuit is disabled regardless of this bit setting.

• WI bit (write inhibit)

This register can be written to only when this bit is 0. This bit is always read as 1.

• WE bit (write enable)

Bits 5, 4, 2, and 1 in this register can be written to when this bit is 1.

• PHIHSEL bit (\$\$ phigh clock source select)

This bit is 1 when 0 is written to the WI bit in BAKCR at CKSWIF = 0 and WE = 1 and then 1 is written to this bit. If 0 is written to WI and this bit at WE = 1, this bit remains 0. If the main oscillator stop is detected while the system clock selects  $\phi$ osc and OSCBAKE and BAKCKSEL in BAKCR are 1, respectively, this bit is 0.

- PHILSEL bit (\$\philom low clock source select)
  When 0 is written to WI and 1 is written to this bit at WE = 1, this bit is 1.
  When 0 is written to WI and this bit at WE = 1, this bit is 0.
- Note: The frequency of the low-speed on-chip oscillator varies greatly according to the power supply voltage and operating temperature. In designing application systems, allow sufficient margins for frequency variation.

## 5.2.3 Power-Down Control Register 1 (LPCR1)

|       | Address:     | H'FF06D | 1                           |              |  |                  |               |             |         |
|-------|--------------|---------|-----------------------------|--------------|--|------------------|---------------|-------------|---------|
|       | Bit:         | b7      | b6                          | b5           | b4   | b3               | b2            | b1          | b0      |
|       |              | WI      | WE                          | SSBY         | PSCSTP   | SLEEPRS          | STBYRS        | _           | PHIBSEL |
| Value | after reset: | 1       | 0                           | 0            | 1  | 0                | 0             | 0           | 0       |
| Bit   | Sym          | bol     | Bit Name                    | Des          | cription                                       |                  |               |             | R/W     |
| 7     | WI           |         | Write inhibit               |              | /riting is pe<br>/riting is inh                |                  |               |             | W       |
| 6     | WE           |         | Write enable                | 0: W<br>1: W | /riting is dis<br>/riting is en                | abled.<br>abled. |               |             | R/W     |
|       |              |         |                             | Whe<br>the   | ting condition<br>on 0 is writte<br>same time. | en to WI ar      | ıd 1 is writt | en to WE a  | at      |
|       |              |         |                             | -            | aring condi<br>en 0 is writte                  | -                | nd WE at th   | ie same tir | ne.     |
| 5     | SSB          | Y       | Software star               | dby 0: A     | transition i                                   | s made to s      | sleep mode    | Э.          | R/W     |
|       |              |         |                             | 1: A         | transition i                                   | s made to s      | standby mo    | ode.        |         |
| 4     | PSC          | STP     | PSC divider s               | top 0: P     | SC divider                                     | is operating     | g.            |             | R/W     |
|       |              |         |                             | 1: P         | SC divider                                     | is stopped*      | ×.            |             |         |
| 3     | SLEI         | EPRS    |                             |              | low  |                  |               |             | R/W     |
|       |              |         | recovery from<br>sleep mode | 1: ol        | high   |                  |               |             |         |
| 2     | STB          | YRS     | <pre></pre>                 |              | low  |                  |               |             | R/W     |
|       |              |         | recovery from standby mode  | 1. 0         | high   |                  |               |             |         |
| 1     |              |         | Reserved                    | This         | bit is read                                    | as 0. The v      | write value   | should be   | 0. —    |



| Bit   | Symbol       | Bit Name               | Description  | R/W |
|-------|--------------|------------------------|--|-----|
| 0     | PHIBSEL      | <pre>øbase clock</pre> | 0: ølow  | R/W |
|       |              | source select          | 1: øhigh   |     |
|       |              |                        | [Setting conditions]   |     |
|       |              |                        | • When 1 is written to this bit.   |     |
|       |              |                        | • When the system returns from sleep mode while SLEEPRS is 1.                                      |     |
|       |              |                        | • When the system returns from standby mode while STBYRS is 1.                                     |     |
|       |              |                        | [Clearing conditions]  |     |
|       |              |                        | • When 0 is written to this bit.   |     |
|       |              |                        | <ul> <li>When the main oscillator backup is generated<br/>while BAKCKSEL in BAKCR is 0.</li> </ul> |     |
|       |              |                        | • When the system returns from sleep mode while SLEEPRS is 0.                                      |     |
|       |              |                        | <ul> <li>When the system returns from standby mode<br/>while STBYRS is 0.</li> </ul>               |     |
| Note: | A MOV instru | ction should be        | used to write to this register.  |     |

- \* Operations of the peripheral modules using the  $\phi$  clock are not affected by this bit setting.
- WI bit (write inhibit)

This register can be written to only when this bit is 0. This bit is always read as 1.

• WE bit (write enable)

Bits 5 to 2 in this register can be written to when this bit is 1.

• SSBY bit (software standby)

Selects a mode to be entered after the SLEEP instruction is executed.

- PSCSTP bit (PSC divider stop)
   Stops the PSC divider circuit when this bit is 1. Peripheral modules using φ/2 to φ/8192 clocks stop operation. (The register values are retained.)
- SLEEPRS bit (φ source select for recovery from sleep mode)
   Selects a clock source to be used when a transition is made from sleep mode to active mode.

- STBYRS bit (\$\$ source select for recovery from standby mode)
   Selects a clock source to be used when a transition is made from standby mode to active mode.
- PHIBSEL bit (\$\$\phi\$base clock source select)
   Selects a clock source for the \$\$\$\$\$\$\$\$\$\$\$\$\$\$be used in active mode or sleep mode.

## 5.2.4 Power-Down Control Register 2 (LPCR2)

| Address: I         | Address: H'FF06D2 |    |    |    |    |    |          |    |  |
|--------------------|-------------------|----|----|----|----|----|----------|----|--|
| Bit:               | b7                | b6 | b5 | b4 | b3 | b2 | b1       | b0 |  |
| [                  | WI                | WE | _  | _  | _  |    | PHI[2:0] |    |  |
| Value after reset: | 1                 | 0  | 0  | 0  | 0  | 0  | 0        | 0  |  |

| Bit    | Symbol   | Bit Name            | Description  | R/W |
|--------|----------|---------------------|--|-----|
| 7      | WI       | Write inhibit       | 0: Writing is permitted.   | W   |
|        |          |                     | 1: Writing is inhibited.   |     |
| 6      | WE       | Write enable        | 0: Writing is disabled.  | R/W |
|        |          |                     | 1: Writing is enabled.   |     |
|        |          |                     | [Setting condition]  |     |
|        |          |                     | When 0 is written to WI and 1 is written to WE at the same time. |     |
|        |          |                     | [Clearing condition]   |     |
|        |          |                     | When 0 is written to WI and WE at the same time.                 |     |
| 5 to 3 |          | Reserved            | These bits are read as 0. The write value should be 0.           | _   |
| 2 to 0 | PHI[2:0] | System clock $\phi$ | 000: øbase   | R/W |
|        |          | select              | 001:   |     |
|        |          |                     | 010:   |     |
|        |          |                     | 011:   |     |
|        |          |                     | 100:   |     |
|        |          |                     | 101: øbase/32  |     |
|        |          |                     | 110: øbase/64  |     |
|        |          |                     | 111: øbase/128   |     |

RENESAS

Note: A MOV instruction should be used to write to this register.

• WI (write inhibit)

This register can be written to only when this bit is 0. This bit is always read as 1.

• WE bit (write enable)

Bits 2 to 0 in this register can be written to when this bit is 1.

• PHI2 bit to PHI0 bit (system clock \$\phi\$ select)

Selects a clock source for the system clock  $\phi$  to be used in active mode or sleep mode. The clock is changed immediately after this bit is set.

#### 5.2.5 Power-Down Control Register 3 (LPCR3)

Address: H'FF06D3

| Bit:               | b7 | b6 | b5      | b4       | b3 | b2 | b1        | b0 |
|--------------------|----|----|---------|----------|----|----|-----------|----|
|                    | WI | WE | STBYINT | SLEEPINT | _  |    | PHIS[2:0] |    |
| Value after reset: | 1  | 0  | 0       | 0        | 0  | 0  | 0         | 0  |

| Bit | Symbol  | Bit Name        | Description   | R/W |
|-----|---------|-----------------|---|-----|
| 7   | WI      | Write inhibit   | 0: Writing is permitted.  | W   |
|     |         |                 | 1: Writing is inhibited.  |     |
| 6   | WE      | Write enable    | 0: Writing is disabled.   | R/W |
|     |         |                 | 1: Writing is enabled.  |     |
|     |         |                 | [Setting condition]   |     |
|     |         |                 | When 0 is written to WI and 1 is written to WE at the same time.  |     |
|     |         |                 | [Clearing condition]  |     |
|     |         |                 | When 0 is written to WI and WE at the same time.                  |     |
| 5   | STBYINT | Standby mode    | 0: No interrupt has occurred in standby mode.                     | R/W |
|     |         | interrupt       | 1: An interrupt has occurred in standby mode.                     |     |
|     |         | generation flag | [Setting condition]   |     |
|     |         |                 | When an interrupt is generated in standby mode.                   |     |
|     |         |                 | [Clearing condition]  |     |
|     |         |                 | When an interrupt is generated in states other than standby mode. |     |

| Bit    | Symbol    | Bit Name                          | Description  | R/W |  |
|--------|-----------|-----------------------------------|--|-----|--|
| 4      | SLEEPINT  | Sleep mode                        | 0: No interrupt has occurred in sleep mode.  | R/W |  |
|        |           | interrupt<br>generation flag      | 0: No interrupt has occurred in sleep mode.       R/W         1: An interrupt has occurred in sleep mode.       [Setting condition]         When an interrupt is generated in sleep mode.       [Clearing condition]         When an interrupt is generated in states other than sleep mode.       —         This bit is read as 0. The write value should be 0.       —         000: φ       R/W         001: φ/2       010: φ/4         011: φ/8       100: φ/16         101: φ/32       [Setting condition] |     |  |
|        | generatio | generation hag                    | [Setting condition]  |     |  |
|        | ŭ         |                                   | When an interrupt is generated in sleep mode.  |     |  |
|        |           |                                   | [Clearing condition]   |     |  |
|        |           |                                   |  |     |  |
| 3      | _         | Reserved                          | This bit is read as 0. The write value should be 0.  | _   |  |
| 2 to 0 | PHIS[2:0] |                                   |  |     |  |
|        |           | operation clock<br>\$\phis select | 001: φ/2   |     |  |
|        |           | ψ5 SEIECI                         | 010: φ/4   |     |  |
|        |           |                                   | 011: φ/8   |     |  |
|        |           |                                   | 100:   |     |  |
|        |           |                                   | 101:   |     |  |
|        |           |                                   | 110: Setting prohibited  |     |  |
|        |           |                                   | 111: Setting prohibited  |     |  |

Note: A MOV instruction should be used to write to this register.

• WI bit (write inhibit)

This register can be written to only when this bit is 0. This bit is always read as 1.


• WE bit (write enable)

Bits 2 to 0 in this register can be written to when this bit is 1.

- STBYINT bit (standby mode interrupt generation flag) This bit is set to 1 when an interrupt is generated in standby mode. This bit is cleared to 0 when an interrupt is generated in the other state.
- SLEEPINT bit (sleep mode interrupt generation flag) This bit is set to 1 when an interrupt is generated in sleep mode. This bit is cleared to 0 when an interrupt is generated in the other state.
- PHIS2 bit to PHIS0 bit (bus master operation clock \$\$\phis\$ select)
   Selects a clock source for the bus master operation clock \$\$\$\$ to be used in active mode or sleep mode. The clock is changed immediately after this bit is set.

RENESAS

#### 5.2.6 OSC Oscillation Settling Control Status Register (OSCCSR)



• STS3 bit to STS0 bit (\$\phi\$osc oscillation settling time select 3 to 0)

Specifies the number of wait states for a stable  $\phi$ osc oscillation. The count clock is  $\phi$ osc. Table 5.2 shows the relationship between assigned values and the numbers of wait states. If the system base clock is  $\phi$ osc when the system returns from the standby mode, or when the system base clock is switched to  $\phi$ osc, set these bits so that wait time will be 6.5 ms or greater depending on the frequency of the oscillator.

If the  $\phi$ osc is already oscillating stably or the  $\phi$ osc is an external clock input, wait time can be selected from 16 states (STS[3:0]=B'0000).



| Bit  |      |      |      | Number of     | Operatio | on Freque | ency   |       |       |
|------|------|------|------|---------------|----------|-----------|--------|-------|-------|
| STS3 | STS2 | STS1 | STS0 | Wait States   | 20 MHz   | 16 MHz    | 10 MHz | 8 MHz | 4 MHz |
| 0    | 0    | 0    | 0    | 16 states     | 0.00     | 0.00      | 0.00   | 0.00  | 0.00  |
| 0    | 0    | 0    | 1    | 32 states     | 0.00     | 0.00      | 0.00   | 0.00  | 0.01  |
| 0    | 0    | 1    | 0    | 64 states     | 0.00     | 0.00      | 0.01   | 0.01  | 0.02  |
| 0    | 0    | 1    | 1    | 128 states    | 0.01     | 0.01      | 0.01   | 0.02  | 0.03  |
| 0    | 1    | 0    | 0    | 256 states    | 0.01     | 0.02      | 0.03   | 0.03  | 0.06  |
| 0    | 1    | 0    | 1    | 512 states    | 0.03     | 0.03      | 0.05   | 0.06  | 0.13  |
| 0    | 1    | 1    | 0    | 1024 states   | 0.05     | 0.06      | 0.10   | 0.13  | 0.26  |
| 0    | 1    | 1    | 1    | 2048 states   | 0.10     | 0.13      | 0.20   | 0.26  | 0.51  |
| 1    | 0    | 0    | 0    | 4096 states   | 0.20     | 0.26      | 0.41   | 0.51  | 1.02  |
| 1    | 0    | 0    | 1    | 8192 states   | 0.41     | 0.51      | 0.82   | 1.02  | 2.05  |
| 1    | 0    | 1    | 0    | 16384 states  | 0.82     | 1.02      | 1.64   | 2.05  | 4.10  |
| 1    | 0    | 1    | 1    | 32768 states  | 1.64     | 2.05      | 3.28   | 4.10  | 8.19  |
| 1    | 1    | 0    | 0    | 65536 states  | 3.28     | 4.10      | 6.55   | 8.19  | 16.38 |
| 1    | 1    | 0    | 1    | 131072 states | 6.55     | 8.19      | 13.11  | 16.38 | 32.77 |
| 1    | 1    | 1    | 0    | 262144 states | 13.11    | 16.38     | 26.21  | 32.77 | 65.54 |
| 1    | 1    | 1    | 1    | Reserved      |          | _         | _      | _     |       |

#### Table 5.2 Relationship between Operation Frequency and Number of Wait States

### 5.2.7 High-Speed OCO Control Register (HOCR)

| A                  | ddress:    | H'FF062A | L Contraction of the second seco |                        |                            |            |            |              |       |  |
|--------------------|------------|----------|--|------------------------|----------------------------|------------|------------|--------------|-------|--|
|                    | Bit:       | b7       | b6   | b5                     | b4                         | b3         | b2         | b1           | b0    |  |
|                    |            | НОСО     | E _  | _                      | _                          | _          | _          | —            | _     |  |
| Value afte         | er reset:  | 0        | 0  | 0                      | 0                          | 0          | 0          | 0            | 0     |  |
|                    |            |          |  | Description            |                            |            |            |              |       |  |
| Bit                | Sym        | bol      | Bit Name   | Descript               | tion                       |            |            |              | R/W   |  |
| Bit<br>7           | Sym<br>HOC |          | High-speed   |                        | t <b>ion</b><br>gh-speed ( | DCO is not | used (star | ndby state). | -     |  |
| Bit<br>7           |            |          |  | 0: The hi              |                            |            | ``         | ndby state). | -     |  |
| Bit<br>7<br>6 to 0 |            |          | High-speed   | 0: The hi<br>1: The hi | gh-speed (                 | DCO is use | ed.        | <b>,</b> ,   | . R/W |  |

RENESAS

• HOCOE bit (high-speed OCO enable)

Controls operation of the high-speed OCO.

#### 5.2.8 High-Speed OCO Trimming Data Protect Register (HOTRMDPR)

| Address: H'F | F062B                           |                                     |  |   |  |   |  |  |  |   |  |  |  |
|--------------|---------------------------------|-------------------------------------|--|---|--|---|--|--|--|---|--|--|--|
| Bit:         | b7                              |                                     | b6   |   | b5   | b4  | b3   | b2   | b1   | b0  |  |  |  |
|              | WI                              |                                     | WE   | L   | OCKDW  | TRMDRWE   | _  | —  | -  | _   |  |  |  |
| fter reset:  | 1                               |                                     | 0  |   | 0  | 0   | 0  | 0  | 0  | 0   |  |  |  |
| Symbo        | ol                              | Bit                                 | t Name   |   | Descrip  | otion   |  |  |  | R/W   |  |  |  |
| WI           |                                 | Wı                                  | rite inhibi  | it  | 0: Writir  | ig is permitte  | ed.  |  |  | W   |  |  |  |
|              |                                 |                                     |  |   | 1: Writir  | ng is inhibite  | d.   |  |  |   |  |  |  |
| WE           |                                 | Wı                                  | rite enab  | le  | 0: Writir  | ıg is disable   | d.   |  |  | R/W   |  |  |  |
|              |                                 |                                     |  |   | 1: Writir  | ng is enabled   | d.   |  |  |   |  |  |  |
|              |                                 |                                     |  |   | [Setting   | condition]  |  |  |  |   |  |  |  |
|              |                                 |                                     |  |   |  |   | WI and 1   | is written t                                 | o WE at the                                  |   |  |  |  |
|              |                                 |                                     |  |   | [Clearin   | g condition]  |  |  |  |   |  |  |  |
|              |                                 |                                     |  | ,   | When 0   | is written to   | WI and V   | VE at the sa                                 | ame time.                                    |   |  |  |  |
| LOCKE        | W                               |                                     | •  |   | 0: HOTF  | RMDR1 can   | be writter   | n to.  |  | R/W   |  |  |  |
|              |                                 |                                     | •  | er  | 1: HOTE  | RMDR1 can   | not be wri   | tten to.                                     |  |   |  |  |  |
|              |                                 | 100                                 | K UUWII  |   | [Setting   | condition]  |  |  |  |   |  |  |  |
|              |                                 |                                     |  |   |  |   | WI and 1   | is written t                                 | O LOCKDW                                     |   |  |  |  |
|              |                                 |                                     |  |   | [Clearin   | g condition]  |  |  |  |   |  |  |  |
|              |                                 |                                     |  |   | Reset.   |   |  |  |  |   |  |  |  |
| TRMD         | RWE                             | Tri                                 | mming  |   | 0: Writir  | ig to HOTRI   | MDR1 is p  | rohibited.                                   |  | R/W   |  |  |  |
|              |                                 |                                     | •  |   | 1: Writir  | ig to HOTR  | MDR1 is p  | ermitted.                                    |  |   |  |  |  |
|              |                                 | WI                                  | ite enabi  | e   | [Setting   | condition]  |  |  |  |   |  |  |  |
|              |                                 |                                     |  |   |  |   | WI and 1   | is written t                                 | o TRMDRWE                                    |   |  |  |  |
|              |                                 |                                     |  |   | [Clearin   | g condition]  |  |  |  |   |  |  |  |
|              |                                 |                                     |  | ,   | When 0   | is written to   | WI and T   | RMDRWE                                       | while WE is 1                                |   |  |  |  |
|              |                                 | Re                                  |  |   | These b  |   |  |  |  |   |  |  |  |
| f            | Ker reset:<br>Symbo<br>WI<br>WE | WI<br>fter reset: 1<br>Symbol<br>WI | WI       fter reset:     1       Symbol     Bit       WI     WI       WE     WI       LOCKDW     Tridaloc       TRMDRWE     Tridaloc | WI     WE       fter reset:     1     0       Symbol     Bit Name       WI     Write inhib       WE     Write enab       WE     Write enab       LOCKDW     Trimming data register lock down       TRMDRWE     Trimming data register | WI     WE     L       fter reset:     1     0       Symbol     Bit Name       WI     Write inhibit       WE     Write enable       LOCKDW     Trimming data register lock down       TRMDRWE     Trimming data register write enable | WI     WE     LOCKDW       iter reset:     1     0     0       Symbol     Bit Name     Descrip       WI     Write inhibit     0: Writin       WE     Write enable     0: Writin       WE     Write enable     0: Writin       WE     Write enable     0: Writin       I: Write     0: Writin     1: Writin       WE     Write enable     0: Writin       I: WE     Write enable     0: Writin       I: UOCKDW     Trimming data register lock down     0: HOTH       I: HOTH     I: HOTH     Setting       When 0     Trimming data register lock down     0: Writin       TRMDRWE     Trimming data register write enable     0: Writin       I: Writin     1: Writin     1: Writin       Keset.     0: Writin     1: Writin | WIWELOCKDWTRMDRWEIter reset:1000SymbolBit NameDescriptionWIWrite inhibit0: Writing is permitted<br>1: Writing is inhibiteWEWrite enable0: Writing is disable<br>1: Writing is enabled<br>[Setting condition]<br>When 0 is written to<br>same time.<br>[Clearing condition]<br>When 0 is written to<br>same time.LOCKDWTrimming<br>data register<br>lock down0: HOTRMDR1 can<br>1: HOTRMDR1 can<br>[Setting condition]<br>When 0 is written to<br>while WE is 1.<br>[Clearing condition]<br>When 0 is written to<br>while WE is 1.<br>[Setting condition]<br> | WI         WE         LOCKDW         TRMDRWE | WI         WE         LOCKDW         TRMDRWE | WI         WE         LOCKDW         TRMDRWE         -        < |  |  |  |


Note: A MOV instruction should be used to write to this register.

- WI bit (write inhibit) This register can be written to only when this bit is 0. This bit is always read as 1.
- WE bit (write enable)

Bits 5 and 4 in this register can be written to when this bit is 1.

- LOCKDW bit (trimming data register lock down) HOTRMDR1 cannot be written to when this bit is 1. Once this bit is set to 1, writing to HOTRMDR1 is prohibited, even if 0 is written to this bit, until a reset is applied.
- TRMDRWE bit (trimming data register write enable) Writing to HOTRMDR1 is enabled when LOCKDW is 0 and TRMDRWE is 1.

## 5.2.9 High-Speed OCO Trimming Data Register 1 (HOTRMDR1)



#### • HOTRMDR17 bit to HOTRMDR10 bit (trimming data 17 to 10)

Immediately after a reset, trimming data that produces a 40-MHz oscillation is loaded into the LSI, and the data is written to this register. Reading these bits yields an undefined value. If this register is to be used for timing a 32-MHz oscillation, before setting the HOCOE bit in HOCR to 1, write the value stored in HOTRMDR3 into HOTRMDR1.

By rewriting bits 7 to 0 of this register, the high-speed OCO can be trimmed to the desired frequency. When these bits are rewritten, the oscillator frequency of the high-speed OCO is modified after the oscillation has become stable.

The frequency changes as follows:

B'00000000 (minimum frequency)  $\rightarrow$  B'11111111 (maximum frequency)



. . .

#### 5.2.10 High-Speed OCO Trimming Data Register 2 (HOTRMDR2)


| A          | Address: H'FF062D         Bit:       b7       b6       b5       b4       b3       b2       b1       b0         HOTRMDR2[7:0]       HOTRMD2[7:0]       HOTRMD2[7:0]       HOTRMD2[7:0]< |           |  |           |           |             |            |            |           |  |  |  |
|------------|--|-----------|--|-----------|-----------|-------------|------------|------------|-----------|--|--|--|
|            | Bit:   | b7        | b6   | b5        | b4        | b3          | b2         | b1         | b0        |  |  |  |
|            | [  |           |  |           | HOTRM     | DR2[7:0]    |            |            |           |  |  |  |
| Value afte | er reset:  | Undefined | Undefined  | Undefined | Undefined | Undefined   | Undefined  | Undefined  | Undefined |  |  |  |
| Bit        | Sym  | bol       | Bit Name   | Descrip   | otion     |             |            |            | R/W       |  |  |  |
| 7 to 0     | HOT<br>[7:0]   | RMDR2     | Trimming<br>data 2   | High-sp   | eed OCO f | frequency t | rimming da | ata (40 MH | z) R/W    |  |  |  |
| Note:      | Dit 7  | should no | bould not be modified when the frequency is trimmed to a desired frequency |           |           |             |            |            |           |  |  |  |

trimmed to a desired frequency.

HOTRMDR27 bit to HOTRMDR20 bit (trimming data 27 to 20)

Immediately after a reset, trimming data that produces a 40-MHz oscillation is loaded into the LSI, and the data is written to this register. Reading these bits yields an undefined value. If this register is to be used for timing a 32-MHz oscillation, before setting the HOCOE bit in HOCR to 1, write the value stored in HOTRMDR4 into HOTRMDR2.

#### 5.2.11 High-Speed OCO Trimming Data Register 3 (HOTRMDR3)



Note: Bit 7 should not be modified when the frequency is trimmed to a desired frequency.

HOTRMDR37 bit to HOTRMDR30 bit (trimming data 37 to 30)

Immediately after a reset, trimming data that produces a 32-MHz oscillation is loaded into the LSI, and the data is written to this register. Reading these bits yields an undefined value. If 32-MHz oscillation is required then before setting the HOCOE bit in HOCR to 1, copy the value stored in this register to HOTRMDR1.

#### 5.2.12 High-Speed OCO Trimming Data Register 4 (HOTRMDR4)

. . .

| 7 to 0     | HOT<br>[7:0] | RMDR4     | Trimming<br>data 4 | High-s    | peed OCO  | frequency | trimming o | data (32 MI | Hz) R/W   |
|------------|--------------|-----------|--------------------|-----------|-----------|-----------|------------|-------------|-----------|
| Bit        | Sym          | bol       | Bit Name           | Descr     | iption    |           |            |             | R/W       |
| Value afte | er reset:    | Undefined | Undefined          | Undefined | Undefined | Undefined | Undefined  | Undefined   | Undefined |
|            | [            |           |                    |           | HOTRME    | DR4[7:0]  |            |             |           |
|            | Bit:         | b7        | b6                 | b5        | b4        | b3        | b2         | b1          | b0        |
| A          | uaress: r    | l'FF062F  |                    |           |           |           |            |             |           |

Note: Bit 7 should not be modified when the frequency is trimmed to a desired frequency.

• HOTRMDR47 bit to HOTRMDR40 bit (trimming data 47 to 40)

Immediately after a reset, trimming data that produces a 32-MHz oscillation is loaded into the LSI, and the data is written to this register. Reading these bits yields an undefined value. If 32-MHz oscillation is required, then before setting the HOCOE bit in HOCR to 1, copy the value stored in this register to HOTRMDR2.



# 5.3 Operation of Selection of System Base Clock

After a reset, this LSI enters active mode operating in low-speed clocks. The user, by means of software, can change the system base clock from a low-speed OCO clock to a high-speed OCO clock, the main oscillator clock, or a sub-oscillator clock.

Figure 5.2 shows a transition diagram between system base clock states. Table 5.3 shows conditions under which clock sources can be switched.




Figure 5.2 Transition Diagram between LSI System Base Clock States

## Table 5.3Clock Source Switching

Bit

| PHIBSEL           | PHIHSEL           | PHILSEL           | Switching Operation                             |
|-------------------|-------------------|-------------------|---|
| 0                 | Don't care        | $0 \rightarrow 1$ | $\phi$ loco $\rightarrow \phi$ sub              |
| 0                 | Don't care        | $1 \rightarrow 0$ | $\phi \text{sub} \rightarrow \phi \text{loco}$  |
| 1                 | $0 \rightarrow 1$ | Don't care        | $\phi hoco \rightarrow \phi osc$                |
| 1                 | $1 \rightarrow 0$ | Don't care        | $\phi osc \rightarrow \phi hoco$                |
| $0 \rightarrow 1$ | 0                 | 0                 | $\phi \text{loco} \rightarrow \phi \text{hoco}$ |
| $1 \rightarrow 0$ | 0                 | 0                 | $\phi hoco \rightarrow \phi loco$               |
| $0 \rightarrow 1$ | 0                 | 1                 | $\phi \text{sub} \rightarrow \phi \text{hoco}$  |
| $1 \rightarrow 0$ | 0                 | 1                 | $\phi hoco \rightarrow \phi sub$                |
| $0 \rightarrow 1$ | 1                 | 0                 | $\phi hoco \rightarrow \phi osc$                |
| $1 \rightarrow 0$ | 1                 | 0                 | $\phi \text{osc} \rightarrow \phi \text{hoco}$  |
| $0 \rightarrow 1$ | 1                 | 1                 | $\phi \text{sub} \to \phi \text{osc}$           |
| $1 \rightarrow 0$ | 1                 | 1                 | $\phi osc \rightarrow \phi sub$                 |



Table 5.4 shows the high-speed OCO, low-speed OCO, main oscillator, and sub-oscillator operation states in each operating mode (system state).

| System State            | System Clock | High-Speed<br>OCO Sate                  | Main<br>Oscillator<br>State             | Low-Speed<br>OCO State | Sub-Oscillator<br>State |
|-------------------------|--------------|---|---|------------------------|-------------------------|
| Reset released          | φΙοςο        | Stopped                                 | Stopped                                 | Oscillating            | Oscillating*4           |
| Active mode, sleep mode | φhoco        | Oscillating                             | Depending on user setting* <sup>2</sup> | Oscillating            | -                       |
|                         | φosc         | Depending on user setting* <sup>1</sup> | Depending on user setting* <sup>3</sup> | Oscillating            | -                       |
|                         | φΙοςο        | Depending on user setting* <sup>1</sup> | Depending on user setting* <sup>2</sup> | Oscillating            | -                       |
|                         | φsub         | Depending on user setting* <sup>1</sup> | Depending on user setting* <sup>2</sup> | Oscillating            | -                       |
| Standby mode            | None         | Stopped                                 | Stopped                                 | Oscillating            | -                       |

#### Table 5.4 Clock Operation States in Each Operating Mode

Notes: 1. Can be set with the HOCOE bit in HOCR.

2. Can be set with the PMRJ[1:0] bits in PMRJ.

3. Backup operation is performed by selecting the oscillation stop with the PMRJ[1:0] bits in PMRJ when the backup function is enabled.

 A crystal resonator should be connected when a sub-oscillator clock is used. To switch the system base clock to φsub immediately after the power-on, oscillation settling time for the sub-oscillator should be ensured.

#### 5.3.1 Switching System Base Clock to phoco

Figure 5.3 shows a flowchart of the process in which the LSI automatically ensures oscillation settling time for the high-speed OCO and switches from \$\philoco\$ to a high-speed OCO. Figure 5.4 shows a flowchart of the process in which a user ensures high-speed OCO settling time and switches from \$\philoco\$ to a high-speed OCO.




Figure 5.3 Flowchart for Automatically Ensuring Oscillation Settling Time and Switching from ¢loco to High-Speed OCO






Figure 5.4 Flowchart for Ensuring Oscillation Settling Time by User and Switching from ¢loco to High-Speed OCO



#### 5.3.2 Switching System Base Clock to osc

Figure 5.5 shows a flowchart of the process in which the system base clock is switched from  $\phi$ loco to  $\phi$ osc.




Figure 5.5 Flowchart of Clock Switching from *ploco* to *posc* 



## 5.3.3 Clock Change Timing

### (1) Switching Division Ratio for the Same Clock Source

Figure 5.6 shows a division ratio switching timing chart for the same clock source.





Figure 5.6 Timing of Division Ratio Switching for the Same Clock Source




#### (2) Switching System Base Clock Source

Figures 5.7 and 5.8 show clock source switching timing charts for the system base clock.



# Figure 5.7 Timing of Clock Source Switching (When the switching destination clock source is active)





# Figure 5.8 Timing of Clock Source Switching (When the switching destination clock source is stopped)

Oscillation stabilization wait time varies with switching destination clock sources. If the destination clock is  $\phi$ osc, wait time is specified by the STS[3:0] bit of the OSCCSR. For oscillation stabilization wait time values, see table 5.2. If the destination clock is  $\phi$ hoco, wait time is automatically fixed to approximately TBD us.

During oscillation stabilization wait time, the  $\phi$ base stops; therefore, any module that operates with the  $\phi$ base as a base, including the bus master, stops. The register retains the pre-switching value.



#### 5.3.4 Backup Operation

If the operating clock for the system is  $\phi$ osc and the backup function is enabled, when the main oscillator detects an oscillation halt condition, the system clock automatically switches to either  $\phi$ hoco or  $\phi$ low, according to BAKCKSEL in BAKCR. The period from the stopping of the main oscillator to the time the system clock is operating from  $\phi$ hoco or  $\phi$ low will be clock halt detection time + oscillation stabilization wait time for the backup clock. Time to wait for oscillation stabilization is 0 ms if the target backup clock is already oscillating when stopping of the main oscillator is detected.

To reduce power consumption, it is also possible to set the target backup clock to a stopped state when the backup function is enabled. In that case, the target backup clock is automatically activated when stopping of the main clock oscillator is detected. The system clock is then changed after a certain amount of oscillation settling time (approximately T.B.D.  $\mu$ s in the case of  $\phi$ hoco). This LSI circuit may malfunction during operation with the back-up function. Accordingly, usage with the watchdog timer is recommended.






Figure 5.9 Timing of Backup Operation When Main Oscillator Stops at High Level (When the backup destination clock is active)


RENESAS





#### Figure 5.10 Timing of Backup Operation When Main Oscillator Stops at Low Level (When the backup destination clock is active)





#### Figure 5.11 Timing of Backup Operation When Main Oscillator Stops at High Level (When the backup destination clock is stopped)






Figure 5.12 Timing of Backup Operation When Main Oscillator Stops at Low Level (When the backup destination clock is stopped)



# 5.4 High-Speed On-Chip Oscillator

#### 5.4.1 Procedures for Switching to 32MHz

After release from a reset, the high-speed OCO is trimmed so that it will oscillate at 40 MHz. Figure 5.13 shows a flowchart for the switching of the oscillation frequency of the high-speed OCO to 32 MHz. Frequencies should be changed when the high-speed OCO is at reset.




Figure 5.13 Flowchart for Switching High-Speed OCO Frequency to 32 MHz



#### 5.4.2 Trimming of High-Speed OCO

Users can trim the on-chip oscillator frequency, supplying the external reference pulses with the input capture function in the on-chip timer. An example of trimming flow using timer RC and a timing chart are shown in figures 5.14 and 5.15, respectively. Because HOTRMDR1 is initialized by a reset, when users have trimmed the oscillators, some operations after a reset are necessary, such as trimming it again or saving the trimming value in an external device for later reloading.




Figure 5.14 Example of Flow for Trimming High-Speed OCO Frequency

RENESAS




Figure 5.15 Timing Chart of Trimming of High-Speed OCO Frequency

The high-speed OCO frequency is obtained by the expression below. Since the input-capture input is sampled at the rate of the high-speed OCO, the calculated result includes a sampling error of  $\pm 1$  clock cycle.

Foco =  $\frac{(M + \alpha) - M}{t_A}$  (MHz)

Foco = High-speed OCO frequency  $t_A = Cycle \text{ of base clock (us)}$ M = Timer RC counter value

Note: For the H8S/20203 and H8S/20223 groups, timer RD should be used instead of timer RC.



# 5.5 Main Clock Oscillator

This LSI has two methods to supply external clock pulses into it: connecting a crystal or ceramic resonator, and an external clock. For setting the oscillation pins PJ0/OSC1 and PJ1/OSC2/CLKOUT to resonator pins or an external clock input pin, see section 10.10.1, Port Mode Register J (PMRJ). Figure 5.16 shows a block diagram of the Main clock oscillator.




Figure 5.16 Block Diagram of Main Clock Oscillator

#### 5.5.1 Connecting Crystal Resonator

Figure 5.17 shows an example of connecting a crystal resonator. An AT-cut parallel-resonance crystal resonator should be used. A damping resistor Rd should be added, if necessary. Since the resistor values vary depending on the resonator, use values recommended by the resonator manufacturer.





Figure 5.17 Example of Connection to Crystal Resonator

#### 5.5.2 Connecting Ceramic Resonator

Figure 5.18 shows an example of connecting a ceramic resonator. A damping resistor Rd should be added, if necessary. Since the resistor values vary depending on the resonator, use values recommended by the resonator manufacturer.





#### 5.5.3 External Clock Input Method

To use the external clock, input the external clock on pin OSC1. Figure 5.19 shows an example of connection. The duty cycle of the external clock signal must be 45 to 55%.




Figure 5.19 Example of External Clock Input

Note: To input the external clock, set the PMRJ[1:0] bits to 01. Do not input the external clock while PMRJ[1:0] bits are set to 11.



# 5.6 Subclock Generator

Figure 5.20 shows a block diagram of the subclock generator.




Figure 5.20 Block Diagram of Subclock Generator

#### 5.6.1 Connecting 32.768-kHz Crystal Resonator

Clock pulses can be supplied to the subclock divider by connecting a 32.768-kHz crystal resonator, as shown in figure 5.21. A damping resistor Rd should be added, if necessary. Since the resistor values vary depending on the resonator, use values recommended by the resonator manufacturer.




Figure 5.21 Typical Connection to 32.768-kHz Crystal Resonator

#### 5.6.2 Pin Connection when not Using Subclock

When the subclock is not used, connect pin X1 to VSS and leave pin X2 open, as shown in figure 5.22.




Figure 5.22 Pin Connection when not Using Subclock

# 5.7 Prescaler

The prescaler is a 13-bit counter using the system clock ( $\phi$ ) as its input clock. The outputs, which are divided clocks, are used as internal clocks by the on-chip peripheral modules. The prescaler is initialized to H'0000 and stops counting after a reset. It starts counting when the PSCSTP bit in LPCR1 is cleared. The prescaler counter cannot be accessed by the CPU.

The outputs from the prescaler is shared by the on-chip peripheral modules. The division ratio can be set separately for each on-chip peripheral module. The clock input to the prescaler is a system clock with the division ratio specified by bits PHI2 to PHI0 in LPCR2.



# 5.8 Usage Notes

#### 5.8.1 Note on Resonators

Resonator characteristics are closely related to board design and should be carefully evaluated by the user, referring to the examples shown in this section. Resonator circuit parameters will differ depending on the resonator element, stray capacitance of the PCB, and other factors. Suitable values should be determined in consultation with the resonator element manufacturer. Design the circuit so that the resonator element never receives voltages exceeding its maximum rating.

#### 5.8.2 Notes on Board Design

When using a crystal resonator (ceramic resonator), place the resonator and its load capacitors as close as possible to pins OSC1 and OSC2. Other signal lines should be routed away from the oscillator circuit to prevent induction from interfering with correct oscillation (see figure 5.23).




Figure 5.23 Example of Incorrect Board Design

# Section 6 Power-Down Modes

In addition to normal active mode, this LSI can enter either of the two power-down modes after release from a reset, in which power consumption is reduced. As other measures for reduced power consumption, this LSI also has a bus-master-clock division function for the low-speed-operation of bus masters, module standby function which allows the selective stopping of on-chip peripheral modules, and a PSC-divider stopping function. Further power consumption is possible by selecting the low-speed on-chip oscillator clock  $\phi$ loco, or sub-oscillator clock  $\phi$ sub as the source of the system clock  $\phi$  to operate the LSI at a low speed. After release from a reset, all of the peripheral functions except timer RE are in the module standby state. Make the settings for the operation of module in the corresponding registers after the module standby state is released.

Active Mode

The CPU and on-chip peripheral modules operate on the system clock  $\phi$ . The system clock frequency can be selected from among  $\phi$ base to  $\phi$ base/128, where  $\phi$ base is the system base clock.

Sleep Mode

The CPU is stopped. On-chip peripheral modules operate on the system clock  $\phi$ .

Standby Mode

The CPU and all the on-chip peripheral modules are stopped. However, timer RE (TMRE) can operate when the realtime clock mode is selected. The watchdog timer (WDT) also operates when the low-speed OCO is selected as the WDT clock source.

Bus Master Clock Division Function

For the bus masters CPU and DTC, ROM, and RAM, the operating clock  $\phi$ s can be divided independently of the clock supplied to the peripheral modules. The bus master clock  $\phi$ s can be selected from among  $\phi$  to  $\phi/32$ .

PSC Divider Stop Function

The PSC divider can be stopped through software setting. Specifically, the peripheral modules using  $\phi/2$  to  $\phi/8192$  are stopped (register values are retained), whereas the ones using  $\phi$  remain operating.

• Module Standby Function

Power consumption can be reduced by halting individual on-chip peripheral modules that are not in use.



# 6.1 **Register Descriptions**

The registers related to power-down modes are listed below.

- Power-down control register 1 (LPCR1)
- Power-down control register 2 (LPCR2)
- Power-down control register 3 (LPCR3)
- Module standby control register 1 (MSTCR1)
- Module standby control register 2 (MSTCR2)
- Module standby control register 3 (MSTCR3)

#### 6.1.1 Power-Down Control Registers 1, 2, and 3 (LPCR1, LPCR2, LPCR3)

LPCR1, LPCR2, and LPCR3 control power-down modes. For details, see section 5, Clock Pulse Generator.

#### 6.1.2 Module Standby Control Register 1 (MSTCR1)

|       | Address: H'F                          | FFFDC      |                  |             |                    |              |             |            |     |  |
|-------|---------------------------------------|------------|------------------|-------------|--------------------|--------------|-------------|------------|-----|--|
|       | Bit:                                  | b7         | b6               | b5          | b4                 | b3           | b2          | b1         | b0  |  |
|       | Ν                                     | ISTWDT     | _                | MSTAD1      | MSTAD2             | MSTDA        | MSTDTC      | —          | _   |  |
| Value | after reset:                          | 1          | 1                | 1           | 1                  | 1            | 1           | 1          | 1   |  |
| Bit   | · · · · · · · · · · · · · · · · · · · |            |                  | Descrip     | otion              |              |             |            | R/W |  |
| 7     | MSTWDT Watchdog timer                 |            |                  | ating state |                    |              |             | R/W        |     |  |
|       | module standby                        |            |                  | 1: Stand    | 1: Standby state   |              |             |            |     |  |
| 6     | _                                     | - Reserved |                  |             | is read as         | 0. The write | e value sho | ould be 0. | _   |  |
| 5     | MSTAD1                                | A/D        | converter        | 0: Oper     | 0: Operating state |              |             |            |     |  |
|       |                                       |            | 1 module<br>ndby | 1: Stand    | dby state          |              |             |            |     |  |
| 4     | MSTAD2                                |            | converter        | 0: Oper     | 0: Operating state |              |             |            |     |  |
|       | unit 2 module<br>standby*             |            |                  | 1: Stand    | 1: Standby state   |              |             |            |     |  |
| 3     | MSTDA                                 |            | converter        | •           | ating state        |              |             |            | R/W |  |
|       |                                       | moo        | dule standby     | 1: Stand    | dby state          |              |             |            |     |  |

| Bit  | Symbol | Bit Name | Description  | R/W |
|------|--------|----------|--|-----|
| 2    | MSTDTC |          | 0: Operating state                                     | R/W |
|      |        | standby  | 1: Standby state                                       |     |
| 1, 0 | _      | Reserved | These bits are read as 0. The write value should be 0. | _   |

Notes: \* When a peripheral module is in the module standby state, the registers of the module cannot be accessed.

• MSTWDT bit (watchdog timer module standby)

When this bit is set to 1, the WDT enters the standby state. Note that if the low-speed OCO is selected as the WDT count clock, the WDT operates regardless of the setting of this bit but the WDT registers cannot be accessed.

- MSTAD1 bit (A/D converter unit 1 module standby) When this bit is set to 1, A/D converter unit 1 enters the standby state.
- MSTAD2 bit (A/D converter unit 2 module standby)
   When this bit is set to 1, A/D converter unit 2 enters the standby state.
   A/D converter unit 2 is not available on the H8S/20103 and H8S/20203 groups; this bit is reserved on these devices. For a write-access, write 1 to this bit.
- MSTDA bit (D/A converter module standby) When this bit is set to 1, the D/A converter enters the standby state.
- MSTDTC bit (DTC module standby) When this bit is set to 1, the DTC enters the standby state.



#### 6.1.3 Module Standby Control Register 2 (MSTCR2)

|       | Address:                 | H'FFFFC | DD    |             |                      |                        |              |               |           |     |  |
|-------|--------------------------|---------|-------|-------------|----------------------|------------------------|--------------|---------------|-----------|-----|--|
|       | Bit:                     | b7      |       | b6          | b5                   | b4                     | b3           | b2            | b1        | b0  |  |
|       |                          | MSTSC   | 213_1 | MSTSCI3_2   | MSTSCI3_3            | _                      | _            | MSTICSU       | _         | _   |  |
| Value | after reset:             | 1       |       | 1           | 1                    | 1                      | 1            | 1             | 1         | 1   |  |
| Bit   | Symb                     | ol      | Bit   | Name        | Descri               | ption                  |              |               |           | R/W |  |
| 7     | MSTS                     | CI3_1   |       | 3 channel   |                      | rating state           | 9            |               |           | R/W |  |
|       |                          |         | moo   | dule standb | <sup>y</sup> 1: Star | ndby state             |              |               |           |     |  |
| 6     | MSTSCI3_2 SCI3 channel 2 |         |       |             |                      | 0: Operating state R/W |              |               |           |     |  |
|       |                          |         | moo   | dule standb | <sup>y</sup> 1: Star | ndby state             |              |               |           |     |  |
| 5     | MSTS                     | CI3_3   |       | 3 channel   |                      | rating state           | )            |               |           | R/W |  |
|       |                          |         | moo   | dule standb | y 1: Star            | ndby state             |              |               |           |     |  |
| 4, 3  |                          |         |       |             |                      |                        | —            |               |           |     |  |
| 2     | MSTIC                    | SU      | -     | 2/SSU       |                      | rating state           | <del>)</del> |               |           | R/W |  |
|       |                          |         | moo   | dule standb | y 1: Star            | ndby state             |              |               |           |     |  |
| 1, 0  | _                        |         | Res   | served      | These<br>be 1.       | bits are rea           | ad as 1. Th  | ne write valı | ue should | _   |  |

Notes: 1. When a peripheral module is in the module standby state, the registers of the module cannot be accessed.

2. When writing to this register, write 1s to the reserved bits.

- MSTSCI3\_1 (SCI3 channel 1 module standby) When this bit is set to 1, SCI3 channel 1 enters the standby state.
- MSTSCI3\_2 (SCI3 channel 2 module standby) When this bit is set to 1, SCI3 channel 2 enters the standby state.
- MSTSCI3\_3 (SCI3 channel 3 module standby) When this bit is set to 1, SCI3 channel 3 enters the standby state.
- MSTICSU (IIC2/SSU module standby) When this bit is set to 1, the IIC2 or SSU enters the standby state.

### 6.1.4 Module Standby Control Register 3 (MSTCR3)

|       | Address:     | HFFFFL | JE  |              |          |        |            |              |             |            |         |
|-------|--------------|--------|-----|--------------|----------|--------|------------|--------------|-------------|------------|---------|
|       | Bit:         | b7     |     | b6           | b5       |        | b4         | b3           | b2          | b1         | b0      |
|       |              | MSTT   | MRA | MSTTMRB      | MSTTM    | RC     | MSTTMRD1   | MSTTMRD2     | MSTTMRG     | _          | MSTTMRE |
| Value | after reset: | 1      |     | 1            | 1        |        | 1          | 1            | 1           | 1          | 0       |
| Bit   | Symbo        | ol     | Bit | Name         | Desc     | ript   | tion       |              |             |            | R/W     |
| 7     | MSTT         | MRA    |     | er RA        |          | bera   | ting state |              |             |            | R/W     |
|       |              |        | moc | dule standby | ′1: Sta  | and    | by state   |              |             |            |         |
| 6     | MSTT         | MRB    |     | er RB        |          | bera   | ting state |              |             |            | R/W     |
|       |              |        | moc | dule standby | ′1: Sta  | andb   | by state   |              |             |            |         |
| 5     | MSTT         | MRC    |     | er RC        |          | bera   | ting state |              |             |            | R/W     |
|       |              |        | moc | dule standby | ′ 1: Sta | andł   | by state   |              |             |            |         |
| 4     | MSTT         | MRD1   | Tim | er RD unit C | 0: Op    | bera   | ting state |              |             |            | R/W     |
|       |              |        | moc | dule standby | ′1: Sta  | and    | by state   |              |             |            |         |
| 3     | MSTT         | MRD2   |     | er RD unit 1 |          | bera   | ting state |              |             |            | R/W     |
|       |              |        | moc | dule standby | ′1: Sta  | andł   | by state   |              |             |            |         |
| 2     | MSTT         | MRG    | Tim | er RG        | 0: Op    | bera   | ting state |              |             |            | R/W     |
|       |              |        | moc | dule standby | ′1: Sta  | andł   | by state   |              |             |            |         |
| 1     | _            |        | Res | erved        | This     | bit is | s read as  | 1. The write | e value sho | ould be 1. | _       |
| 0     | MSTT         | MRE    |     | er RE        |          | bera   | ting state |              |             |            | R/W     |
|       |              |        | moc | dule standby | ′1: Sta  | and    | by state   |              |             |            |         |
|       |              |        |     |              |          |        |            |              |             |            |         |

Address: H'FFFFDE

Notes: 1. When a peripheral module is in the module standby state, the registers of the module cannot be accessed.

2. When writing to this register, write 1s to the reserved bits.



- MSTTMRA bit (timer RA module standby) When this bit is set to 1, timer RA enters the standby state.
- MSTTMRB bit (timer RB module standby) When this bit is set to 1, timer RB enters the standby state.
- MSTTMRC bit (timer RC module standby) When this bit is set to 1, timer RC enters the standby state. Timer RC is not available on the H8S/20203 and H8S/20223 groups; this bit is reserved on these devices. For a write-access, write 1 to this bit.
- MSTTMRD1 bit (timer RD unit 0 module standby) When this bit is set to 1, timer RD unit 0 enters the standby state.
- MSTTMRD2 bit (timer RD unit 1 module standby)
   When this bit is set to 1, timer RD unit 1 enters the standby state.
   Timer RD unit 1 is not available on the H8S/20103 group; this bit is reserved on the device.
   For a write-access, write 1 to this bit.
- MSTTMRG bit (timer RG module standby) When this bit is set to 1, timer RG enters the standby state.
- MSTTMRE bit (timer RE module standby)
   When this bit is set to 1, timer RE enters the standby state. Note that if the \$\phisub is selected as the count clock in realtime clock mode or output-compare mode, timer RE operates regardless of the setting of this bit but the timer RE registers cannot be accessed.

# 6.2 Mode Transitions and States of LSI

Figure 6.1 shows the possible transitions among the operating modes. SLEEP instructions are used to cause a transition from the program execution state to the program halt state. Interrupts are used to return from the program halt state to the program execution state. When the  $\overline{\text{RES}}$  pin is driven low or any other internal reset occurs, this LSI is placed in the reset state from any mode. After release from a reset, this LSI is placed in active mode.




Figure 6.1 Mode Transition Diagram



Table 6.1 shows the internal states of the LSI in each mode.

#### LPCR1 LPCR1 PSCSTP = 0PSCSTP = 1 Function Standby Mode Active Mode Sleep Mode Active Mode Sleep Mode System clock Functioning Functioning Functioning Functioning Stopped CPU Instruction Functioning Stopped Functioning Stopped Stopped execution Registers Functioning Retained Functioning Retained Retained DTC Functioning Functioning Functioning Functioning Stopped **FLC** Functioning Functioning Functioning\*1 Functioning\*1 Retained RAM Functioning Functioning Functioning Functioning Retained I/O ports Functioning Functioning Functioning Functioning Register contents are retained, but output goes to the highimpedance state. External IRQ7 to Functioning Functioning Functioning Functioning Functioning interrupts IRQ0, NMI Peripheral Timer RA. Functionina Retained\*<sup>2</sup> Retained\*<sup>2</sup> Retained Functioning modules timer RB. timer RC. timer RD 0. timer RD\_1 Timer RE Functioning Functioning Functioning in realtime Functioning clock mode and retained in output-compare mode. Timer RG Functioning Functioning Retained\*2 Retained\*2 Retained Watchdog Retained\*3 Retained\*3 Retained\*3 Functioning Functioning timer Retained\*2 SCI3 1. Functioning Functioning Retained\*<sup>2</sup> Reset SCI3\_2, SCI3\_3

#### Table 6.1 Internal State in Each Operating Mode

|  |   | LP(<br>PSCS  |             | LPC<br>PSCS            |                        |              |  |  |  |  |  |
|--|---|--|-------------|------------------------|------------------------|--------------|--|--|--|--|--|
| Function   |   | Active Mode  | Sleep Mode  | Active Mode            | Sleep Mode             | Standby Mode |  |  |  |  |  |
| Peripheral   | IIC2/SSU                                  | Functioning  | Functioning | Retained               | Retained               | Reset        |  |  |  |  |  |
| modules  | A/D<br>converter_1,<br>A/D<br>converter_2 | Functioning  | Functioning | Retained* <sup>4</sup> | Retained* <sup>4</sup> | Reset        |  |  |  |  |  |
|  | D/A<br>converter                          | Functioning  | Functioning | Functioning            | Functioning            | Reset        |  |  |  |  |  |
| Notes: 1. The timers are stopped if $\phi/2$ to $\phi/8192$ is selected as the clock source of the every generation timer. |   |  |             |                        |                        |              |  |  |  |  |  |
| 2.   |   | The timers operate if $\phi$ is selected as the count clock. The timers are stopped if $\phi/2$ to $\phi/8192$ is selected as the count clock. |             |                        |                        |              |  |  |  |  |  |

- 3. The WDT operates if the low-speed OCO is selected as its clock source.
- 4. The A/D converters operate when A/D conversion time = 43 states (max) is selected. The A/D converters are retained when the other conversion time is set.

#### 6.2.1 Active Mode

In active mode, the CPU, DTC, and all the on-chip peripheral modules operate on the system clock  $\phi$ . The system clock frequency can be selected from among  $\phi$ base,  $\phi$ base/2,  $\phi$ base/4,  $\phi$ base/8,  $\phi$ base/16,  $\phi$ base/32,  $\phi$ base/64, and  $\phi$ base/128 according to the PHI[2:0] setting in LPCR2.

#### 6.2.2 Sleep Mode

When a SLEEP instruction is executed in active mode with the SSBY bit = 0 in LPCR1, a transition to sleep mode is made. In sleep mode, the CPU is stopped but the DTC and all the on-chip peripheral modules operate on the system clock. CPU register contents are retained.

When an interrupt is requested, sleep mode is canceled causing a transition to active mode and interrupt exception handling starts. Sleep mode cannot be canceled if the I bit in CCR is 1 or the requested interrupt is masked by the interrupt enable bit. After sleep mode is canceled, the high-speed or low-speed clock is selected as the system clock source depending on the SLEEPRS bit setting in LPCR1.

When the  $\overline{\text{RES}}$  pin is driven low or any other internal reset occurs, sleep mode is canceled causing a transition to the reset state.



## 6.2.3 Standby Mode

When a SLEEP instruction is executed in active mode with the SSBY bit = 1 in LPCR1, a transition to standby mode is made. In standby mode, clock oscillation is stopped and thus the CPU, DTC, and all the on-chip peripheral modules (except timer RE and WDT) are stopped. However, as long as the rated voltage is supplied, the following contents are retained: the CPU registers, the registers of some on-chip peripheral modules, and on-chip RAM. Additionally, on-chip RAM contents will be retained as long as the voltage rated as the RAM data retention voltage is provided. The I/O ports go to the high-impedance state.

When an interrupt is requested, standby mode is canceled causing a transition to active mode and interrupt exception handling starts. Standby mode cannot be canceled if the I bit in CCR is 1 or the requested interrupt is masked by the interrupt enable bit. After standby mode is canceled, the high-speed or low-speed clock is selected as the system clock source depending on the STBYRS bit setting in LPCR1.

When the  $\overline{\text{RES}}$  pin is driven low or any other internal reset occurs, standby mode is canceled causing a transition to the reset state.

## 6.3 Bus Master Clock Division Function

In active or sleep mode, the operating clock for the CPU, DTC, on-chip ROM, and on-chip RAM can be divided independently of the clock supplied to the peripheral modules. Using a divided clock can reduce power consumption.

The operating clock  $\phi$ s for the bus masters and the on-chip ROM and on-chip RAM can be selected from among  $\phi$ ,  $\phi/2$ ,  $\phi/4$ ,  $\phi/8$ ,  $\phi/16$ , and  $\phi/32$  according to the PHIS[2:0] setting in LPCR3.

## 6.3.1 Reset States

For reset states, see section 3.3, Reset.



## 6.4 Module Standby Function

The module standby function is available for any peripheral module. When a module is set to the module standby state, the clock supply to the module stops placing the module in the power-down state. Setting the corresponding bit to the module in MSTCR to 1 places the module in the module standby state and clearing the bit cancels the module standby state. After release from a reset, all the modules except timer RE are in the module standby state; to use a module, cancel the module standby state of it.

Note that the registers of the module in the module standby state cannot be accessed.

## 6.5 PSC Divider Stop Function

When the peripheral modules do not use the PSC divider output, the PSC divider can be stopped by setting the PSCSTP bit in LPCR1 to 1.

When the PSC divider is stopped, the peripheral modules using  $\phi/2$  to  $\phi/8192$  can be stopped as shown in table 6.1 (register values are retained). Before setting the PSCSTP bit to 1, set the peripheral modules using the PSC divider output to the module standby state.

After release from a reset, the PSC divider is stopped since the PSCSTP bit is set to 1. For the PSCSTP bit, see section 5.2.3, Power-Down Control Register 1 (LPCR1).





## Section 7 ROM

The features of the on-chip flash memory are described below.

## 7.1 Overview

• Programming/erasing method

Four bytes are programmed simultaneously. A single block is erased at a time; only one block should be erased at a time even when the entire ROM area is to be erased.

• Programming/erasing time

Program ROM programming time: 150  $\mu$ s (typ.) for 4-byte simultaneous programming, i.e., 38  $\mu$ s (typ.) per byte

Data flash programming time: 300  $\mu$ s (typ.) for 4-byte simultaneous programming, i.e., 75  $\mu$ s (typ.) per byte

Erasing time: 200 ms (typ.) per block for the program ROM and data flash areas.

- Reprogramming capability: The program ROM area can be reprogrammed up to 1000 times and the data flash area can be reprogrammed up to 10000 times.
- Two on-board programming modes

Boot mode: The on-chip SCI can be used for programming/erasing the user ROM area. In this mode, the communication bit rate between the host and this LSI can be automatically adjusted. User mode: Any interface can be used for programming/erasing the user ROM area.

Programmer mode

A PROM programmer is used for programming/erasing.

• Protection function

Flash memory can be protected against erroneous programming and erasure.

Lock-bit protection function can be set through software.

- PROM-programmer protection/Boot-mode protection
   By writing specified data to a specified address range in user ROM, protection of the user-ROM area in boot mode and PROM-programmer mode can be established.
- Access cycle Program ROM: One state Data flash: Two states



## 7.2 Block Configuration

Figure 7.1 shows the blocks of the flash memory. The user ROM area contains the program ROM area for storing the microcomputer's operating program and the data flash area for storing data. In the figure, the thick-line frames each indicate an erasure block (erasing unit); the thin-line frames each indicate a programming unit. The values in the frames are addresses. Erasure can be done in erasure-block units shown in the figure 7.1. Programming can be done in 2-word or 4-byte units, each of which begins at the address whose lower four-bit value is H'0, H'4, H'8, or H'C.



H8S/20103, H8S/20203, and H8S/20223 (program ROM: 128 kbytes, data flash: 8 kbytes)

|  | _ <b>_</b>                  | -Programming | unit: 4 bytes – |                 |
|--|-----------------------------|--------------|-----------------|-----------------|
|  | H'000000                    | H'000001     | H'000002        | H'000003        |
| Program ROM block 1<br>(erasing unit: 16 kbytes) | H'000004                    | H'000005     | H'000006        | H'000007        |
|  | H'000008                    | H'000009     | H'00000A        | H'00000B        |
|  | H'00000C                    | H'00000D     | H'00000E        | H'00000F        |
|  | $\tilde{\gamma}$            |              | :<br>;<br>;     | <br> <br>       |
|  | H'003FFC                    | H'003FFD     | H'003FFE        | H'003FFF        |
| Program ROM block 2                              | H'004000                    | H'004001     | H'004002        | H'004003        |
| (erasing unit: 32 kbytes)                        | $\widetilde{\gamma}$        |              | i<br>1<br>1     | i<br>I<br>I     |
|  | H'00BFFC                    | H'00BFFD     | H'00BFFE        | H'00BFFF        |
| Program ROM block 3                              | H'00C000                    | H'00C000     | H'00C000        | H'00C000        |
| (erasing unit: 32 kbytes)                        | $\leq$                      |              | 1<br>1<br>1     | 1<br>1<br>1     |
|  | H'013FFC                    | H'013FFD     | H'013FFE        | H'013FFF        |
| Program ROM block 4                              | H'014000                    | H'014001     | H'014002        | H'014003        |
| (erasing unit: 32 kbytes)                        | $\tilde{\gamma}$            |              | <br> <br> <br>  | <br> <br>       |
|  | H'01BFFC                    | H'01BFFD     | H'01BFFE        | H'01BFFF        |
| Program ROM block 5                              | H'01C000                    | H'01C001     | H'01C002        | H'01C003        |
| (erasing unit: 16 kbytes)                        | $\overrightarrow{\uparrow}$ |              |                 | 1<br> <br> <br> |
|  | H'01FFFC                    | H'01FFFD     | H'01FFFE        | H'01FFFF        |
|  |                             |              |                 |                 |
| Data flash A                                     | H'F00000                    | H'F00001     | H'F00002        | H'F00003        |
| (erasing unit: 4 kbytes)                         | Ť                           |              |                 |                 |
|  | H'F00FFC                    | H'F00FFD     | H'F00FFE        | H'F00FFF        |
| Data flash B                                     | H'F01000                    | H'F01001     | H'F01002        | H'F01003        |
| (erasing unit: 4 kbytes)                         | $\frac{1}{2}$               |              |                 | 1<br>1<br>1     |
|  | H'F01FFC                    | H'F01FFD     | H'F01FFE        | H'F01FFF        |

Figure 7.1 Block Configuration of Flash Memory (1)



H8S/20102, H8S/20202, and H8S/20222 (program ROM: 96 kbytes, data flash: 8 kbytes)

| Program ROM block 1       | H'00          | 0004 | H'00000 | 5 | H'0000  | 06 | H'00000 |
|---------------------------|---------------|------|---------|---|---------|----|---------|
| (erasing unit: 16 kbytes) | H'00          | 8000 | H'00000 | 9 | H'00000 | DA | H'00000 |
|                           | H'00          | 000C | H'00000 | D | H'00000 | DE | H'00000 |
|                           | 5             |      |         |   |         |    |         |
|                           | H'00;         | 3FFC | H'003FF | D | H'003FF | ΞE | H'003FF |
| Program ROM block 2       | H'00          | 4000 | H'00400 | 1 | H'00400 | )2 | H'00400 |
| (erasing unit: 32 kbytes) | 5             |      |         |   |         |    |         |
|                           | H'00          | BFFC | H'00BFF | D | H'00BFI | =E | H'00BFF |
| Program ROM block 3       | H'00          | C000 | H'00C00 | 0 | H'00C0  | 00 | H'00C00 |
| (erasing unit: 32 kbytes) | $\neq$        |      |         |   |         |    |         |
|                           | H'01;         | 3FFC | H'013FF | D | H'013FF | ΞE | H'013FF |
| Program ROM block 4       | H'01          | 4000 | H'01400 | 1 | H'01400 | 02 | H'01400 |
| (erasing unit: 16 kbytes) | $\frac{1}{2}$ |      |         |   |         |    |         |
|                           | H'01          | 7FFC | H'017FF | D | H'017FF | E  | H'017FF |

| Data flash A             | H'F00000 | H'F00001    | H'F00002 | H'F00003 |
|--------------------------|----------|-------------|----------|----------|
| (erasing unit: 4 kbytes) | $\leq$   | 1<br>1<br>1 |          | )))      |
| •                        | H'F00FFC | H'F00FFD    | H'F00FFE | H'F00FFF |
| Data flash B             | H'F01000 | H'F01001    | H'F01002 | H'F01003 |
| (erasing unit: 4 kbytes) | $\leq$   | 1<br>1<br>1 |          | ))       |
| •                        | H'F01FFC | H'F01FFD    | H'F01FFE | H'F01FFF |

Figure 7.1 Block Configuration of Flash Memory (2)

## 7.3 CPU Reprogramming Mode

In CPU reprogramming mode, the user ROM area can be reprogrammed by executing the software commands by the CPU. The software commands should be issued to the specific area to be reprogrammed in the user ROM area.

If an interrupt is requested during erasure operation in CPU reprogramming mode, erasure can be suspended to process the interrupt. This is referred to as erase-suspend function. In erase-suspend mode, the user ROM area can be read through programming.

The CPU has two reprogramming modes, EW0 mode and EW1 mode. Table 7.1 shows differences between the two modes.

| Item   | EW0 Mode   | EW1 Mode  |
|--|--|---|
| Area in which a reprogramming-<br>control program can be located     | User ROM area  | User ROM area   |
| Area in which a reprogramming-<br>control program can be<br>executed | A reprogramming-control<br>program must be transferred to<br>RAM before execution. | A reprogramming-control program can be executed in the user ROM area.   |
| Area which can be reprogrammed                                       | User ROM area  | User ROM area excluding the<br>blocks in which a<br>reprogramming-control program<br>is located.                                    |
| Limitations on software commands                                     | None   | The program and erasure<br>commands must not be<br>executed on any block in which<br>a reprogramming-control<br>program is located. |
| Mode after software command execution                                | Read-array mode  | Read-array mode   |

#### Table 7.1 Differences between EW0 Mode and EW1 Mode



| Item   | EW0 Mode   | EW1 Mode  |
|--|--|---|
| CPU state during auto-<br>programming and auto-erasure | Operating state  | Hold state (I/O ports retain the<br>states in which they have been<br>before the command is<br>executed.) |
| Flash memory state detection                           | Read the FMPRSF, FMERSF, ar program.   | nd FMEBSF bits in FLMSTR in a   |
| Conditions of transition to erase-<br>suspend state    | Both the FMSPEN and<br>FMSPREQ bits in FLMCR2 are<br>set to 1.                                     | The FMSPEN bit in FLMCR2 is set to 1 and an interrupt is requested.                                       |
|  | Or, both the FMSPEN and<br>FMISPE bits in FLMCR2 are set<br>to 1 and an interrupt is<br>requested. |   |
| Conditions of Interrupt generation                     | • The flash memory returns from the busy state to the ready state* <sup>1</sup> .                  | Use of interrupts prohibited.   |
|  | • The user ROM area is read in the busy state*1.   |   |
| Usage of DTC   | Usable* <sup>2</sup>   | Usable* <sup>2</sup> * <sup>3</sup>   |

 To avoid the generation of access to the user ROM area, set VOFR so that the variable vectors and interrupt processing routines are allocated to RAM.

 Allocate DTC vectors and processing routines to RAM. Do not use the DTC for access to the user ROM area during E/W processing. If this is ignored, values read will be invalid.

3. Do not use the DTC if the reprogramming-control program is allocated to RAM.



## 7.3.1 EW0 Mode

EW0 mode can be selected by transferring the reprogramming-control program to the RAM, branching to the program in the RAM, setting the FMEWMOD bit in FLMCR1 to 0, and setting the FMCMDEN bit in FLMCR1 to 1 (to enable software commands), in this order.

Programming and erasure operations can be controlled through software commands. Completion of the software command and related information can be read out from the FLMSTR register.

To cause a transition to erase-suspend mode during erasure, set both the FMSPEN and FMSPREQ bits in FLMCR2 to 1 (to enable a transition to erase-suspend mode and to request a transition to erase-suspend mode, respectively). Then wait for the transition time to erase-suspend mode (approximately 50  $\mu$ s), check that the FMRDY bit in FLMSTR is 1 (ready state), and access the user ROM area. Setting the FMSPREQ bit to 0 resumes erasure.

When the interrupt is used, set the interrupt vector offset register (VOFR) such that access to the user ROM area is not generated. That is, the vectors should have addresses within the RAM and point to interrupt processing routine that are also in the RAM.

#### 7.3.2 EW1 Mode

EW1 mode can be selected by setting the FMEWMOD bit in FLMCR1 to 1, and then setting the FMCMDEN bit in FLMCR1 to 1 (to enable software commands).

Programming and erasure operations can be controlled through software commands. Completion of the software command and related information can be read out from the FLMSTR register.

To cause a transition to erase-suspend mode during erasure, set the FMSPEN bit in FLMCR2 to 1 (to enable a transition to erase-suspend mode), and then execute the erasure command. Note that the interrupt for causing a transition to erase-suspend mode must be enabled beforehand. This allows the interrupt request to be accepted when the transition time to erase-suspend mode has elapsed after the erasure command is executed.

When an interrupt is requested, the FMSPREQ bit is automatically set to 1 (to request a transition to erase-suspend mode), thus suspending erasure. If erasure has not been completed at the end of interrupt processing (FMERCF = 1 in FLMSTR), resume erasure by setting the FMSPREQ bit to 0.



## 7.4 **Register Descriptions**

- Flash memory control register 1 (FLMCR1)
- Flash memory control register 2 (FLMCR2)
- Flash memory data flash protect register (DFPR)
- Flash memory status register (FLMSTR)

## 7.4.1 Flash Memory Control Register 1 (FLMCR1)

| Address: H'FF0660 |   |                               |                                |     |  |           |             |              |               |             |  |  |
|-------------------|---|-------------------------------|--------------------------------|-----|--|-----------|-------------|--------------|---------------|-------------|--|--|
|                   | Bit:  | b7                            | b6                             | b   | 5  | b4        | b3          | b2           | b1            | b0          |  |  |
|                   |   | _                             | _                              | _   |  | _         | FMLBD       | FMWUS        | FMEWMOD       | FMCMDEN     |  |  |
| Value a           | Value after reset: 0 0                                      |                               |                                |     |  | 0         | 0           | 1            | 0             | 0           |  |  |
| Bit               | Symbo   | I                             | Bit Name                       |     | Desc   | cription  |             |              |               | R/W         |  |  |
| 7, 6              | _   |                               | Reserved                       |     | These bits are read as 0. The write value should |           |             |              |               |             |  |  |
| 5, 4              |   |                               | Reserved                       |     | be 0.  |           |             |              |               |             |  |  |
| 3                 | FMLBD   | * <sup>1</sup> * <sup>2</sup> | Lock bit disab                 | le  | 0: The lock bits are enabled.                    |           |             |              |               |             |  |  |
|                   |   |                               |                                |     | 1: The lock bits are disabled.                   |           |             |              |               |             |  |  |
| 2                 | FMWU  | S                             | CPU                            |     | 0: Re  | eprogramm | ing throug  | n byte instr | ructions      | R/W         |  |  |
|                   |   |                               | reprogrammir<br>instruction se | 0   | 1: Re  | eprogramm | ing througl | n word inst  | ructions      |             |  |  |
| 1                 | FMEW  | MOD                           | EW mode sel                    | ect | 0: E\  | N0 mode   |             |              |               | R/W         |  |  |
|                   |   |                               |                                |     | 1: E\  | N1 mode   |             |              |               |             |  |  |
| 0                 | FMCM  | DEN                           | Flash memory                   | /   | 0: Flash memory software commands are disabled.  |           |             |              |               |             |  |  |
|                   | * <sup>1</sup> * <sup>2</sup> * <sup>3</sup> * <sup>4</sup> |                               | software<br>command enable     |     | 1: Flash memory software commands are enabled.   |           |             |              |               |             |  |  |
| Notes             |   |                               | tting the bit to               |     |  |           |             |              | ely set the b | it to 1; do |  |  |

not allow any interrupt to be generated between these operations.

- 2. The bit is cleared to 0 when the FMRDY bit changes from 0 to 1.
- 3. Set the FMEWMOD bit and then set the FMCMDEN bit to 1.
- 4. When setting the FMCMDEN bit to 1 while the FMEWMOD bit is 0, be sure to execute the program in the RAM.

FLMCR1 enables/disables reprogramming/erasure, selects the reprogramming/erasure mode, enables/disables lock bits, and selects the reprogramming unit of the flash memory. For specific use, see section 7.6, Programming/Erasing.

• FMLBD bit (lock bit disable)

This bit disables the lock-bit function. Setting FMLBD to 1 enables erasing/programming the block to which the lock-bit protection is applied. For the relationship between the FMLBD bit and the lock bit for the block, see table 7.2 below. Command sequence error occurs when the erasing/programming command is executed while disabling the erase program.

# Table 7.2Relationship between FMLBD, Lock Bit, and Corresponding<br/>Erasure/Programming Operation

| FMLBD | Lock Bit             | Erasure/Programming Operation  |
|-------|----------------------|--------------------------------|
| 1     | —                    | Erasure/programming possible   |
| 0     | 1 (erased state)     |                                |
|       | 0 (programmed state) | Erasure/programming impossible |

- FMWUS bit (CPU reprogramming-instruction select) Setting the FMWUS bit to 0 enables software commands to be issued through byte instructions. Setting the FMWUS bit to 1 enables software commands to be issued through word instructions. For software commands, see section 7.6.1, Software Commands.
- FMEWMOD bit (EW mode select) Setting the FMEWMOD bit to 0 and the FMCMDEN bit to 1 selects EW0 mode. Setting the FMEWMOD and FMCMDEN bits to 1 selects EW1.
- FMCMDEN bit (flash memory software command enable) Setting the FMCMDEN bit to 1 enables software commands to be accepted. For issuing software commands to the data flash areas, appropriately set the flash memory data flash protect register (DFPR), which is described in section 7.4.3.



## 7.4.2 Flash Memory Control Register 2 (FLMCR2)

|         | Address: H  | H'FF066 | 1    |   |       |  |  |              |            |         |        |  |
|---------|---|---------|------|---|-------|--|--|--------------|------------|---------|--------|--|
|         | Bit:  | b7      |      | b6  | t     | 5  | b4   | b3           | b2         | b1      | b0     |  |
|         | [   | _       |      | _   | -     | _  | FMRDYIE  | FMBSYRDIE    | FMISPE     | FMSPREQ | FMSPEN |  |
| Value a | alue after reset: 0 0 0                                     |         |      |   |       |  | 0  | 0            | 0          | 0       | 0      |  |
| Bit     | Bit Symbol Bit Name Description                             |         |      |   |       |  |  |              |            | R/W     |        |  |
| 7, 6    | _   |         | Res  | teserved These bits are read as 0. The write value should |       |  |  |              |            |         | I —    |  |
| 5       | _   |         | Res  | eserved be 0.   |       |  |  |              |            |         | _      |  |
| 4       | FMRDYIE Flash read-ready                                    |         |      |   |       |  | 0: The ready interrupt is disabled.  |              |            |         |        |  |
|         | * <sup>1</sup> * <sup>2</sup> interrupt enable              |         |      |   |       | 1: TI  |  |              |            |         |        |  |
| 3       | FMBSY   | RDIE    |      |   |       |  | he busy-rea  | ad interrupt | is disable | d.      | R/W    |  |
|         | * <sup>1</sup> * <sup>3</sup>                               |         | inte | rrupt enab  | le    | 1: The busy-read interrupt is enabled.       |  |              |            |         |        |  |
| 2       | FMISP   | E*4     |      | pend-requ<br>ble by inte                                  |       | 0: Ti<br>in                                  | R/W  |              |            |         |        |  |
|         |   |         | requ | request   |       |  | 1: Transition to erase-suspend mode by an<br>interrupt request is enabled. |              |            |         |        |  |
| 1       | FMSP  |         | Era  | se suspen   | d     | 0: E   | rasure is re   | sumed.       |            |         | R/W    |  |
|         | * <sup>1</sup> * <sup>5</sup> * <sup>6</sup> * <sup>7</sup> | ſ       |      |   |       | 1: Transition to erase-suspend mode is made. |  |              |            |         |        |  |
| 0       | FMSPE   | ΞN      |      | rase-suspend 0: Erase suspend is disabled.                |       |  |  |              |            |         | R/W    |  |
|         | * <sup>4</sup> * <sup>8</sup>                               | 8       |      | enable  |       | 1: Erase suspend is enabled.                 |  |              |            |         |        |  |
| Notes   | : 1. Fo   | r prog  | ramr | ming the fla  | ash m |  |  | FMSPEN bi    |            |         |        |  |

2. The FMRDYIE bit is cleared to 0 when the FMRDY bit changes from 0 to 1.

3. The FMBSYRDIE bit is cleared to 0 when the FMRDY bit changes from 0 to 1.

- 4. When setting the bit to 1, first clear the bit to 0 and then immediately set the bit to 1; do not allow any interrupt to be generated between these operations.
- 5. The FMSPREQ bit is set to 1 when an interrupt is generated if the FMSPEN bit is 1 in EW1 mode.
- 6. The FMSPREQ bit is set to 1 when an interrupt is generated if the FMSPEN and FMISPE bits are 1 in EW0 mode.
- 7. The FMSPREQ bit is cleared to 0 when the FMRDY bit changes from 0 to 1 upon completion of E/W.
- 8. The FMSPEN bit is cleared to 0 when the FMRDY bit changes from 0 to 1 if the FMSPREQ bit is 0.

FLMCR2 enables/disables flash memory interrupts, enables/controls a transition to erase-suspend mode.

- FMRDYIE bit (flash read-ready interrupt enable) Setting the FMRDYIE bit to 1 enables an interrupt to be generated when the flash memory changes from the busy state to the ready state.
- FMBSYRDIE bit (flash busy-read interrupt enable) Setting the FMBSYRDIE bit to 1 enables an interrupt to be generated when the user ROM area is accessed while the flash memory is in the busy state.
- FMISPE bit (suspend-request enable by interrupt request) Setting the FMISPE bit to 1 in EW0 mode allows the FMSPREQ bit to be automatically set to 1 (to request a transition to erase-suspend mode) thus causing a transition to erase-suspend mode when an interrupt is requested.
- FMSPREQ bit (erase suspend) Setting the FMSPREQ bit to 1 causes a transition to erase-suspend mode. To resume erasure, set the FMSPREQ bit to 0.
- FMSPEN bit (erase-suspend enable) Setting the FMSPEN bit to 1 enables a transition to erase-suspend mode.



## 7.4.3 Flash Memory Data Flash Protect Register (DFPR)

|                    | Address: H'FF0662 |           |              |                       |  |    |    |       |       |  |  |  |
|--------------------|-------------------|-----------|--------------|-----------------------|--|----|----|-------|-------|--|--|--|
|                    | Bit:              | it: b7 b6 |              | b5                    | b4   | b3 | b2 | b1    | b0    |  |  |  |
|                    |                   |           | _            | —                     | _  | —  | _  | DFPR1 | DFPR0 |  |  |  |
| Value after reset: |                   | 0         | 0            | 0                     | 0  | 0  | 0  | 0     | 0     |  |  |  |
| Bit                | Symbol            | Bit       | Name         | Descri                | Description  |    |    |       |       |  |  |  |
| 7 to 2             | 7 to 2 — Reserved |           |              | These<br>be 0.        | These bits are read as 0. The write value should be 0. |    |    |       |       |  |  |  |
| 1                  | DFPR1             |           | a flash B    |                       | 0: E/W of data flash B is enabled.                     |    |    |       |       |  |  |  |
|                    |                   | E/V       | / disable*1; | * <sup>2</sup> 1: E/W | 1: E/W of data flash B is disabled.                    |    |    |       |       |  |  |  |
| 0                  | DFPR0             | =         | a flash A    |                       | 0: E/W of data flash A is enabled.                     |    |    |       |       |  |  |  |
|                    |                   | E/V       | / disable*1; | * <sup>2</sup> 1: E/W | 1: E/W of data flash A is disabled.                    |    |    |       |       |  |  |  |

Notes: 1. When setting the bit to 0, first set the bit to 1 and then immediately set the bit to 0; do not allow any interrupt to be generated between these operations.

2. The DFPR bits are set to 1 when the FMCMDEN bit changes from 0 to 1.

DFPR enables/disables reprogramming of data flash areas in block units. Before reprogramming the data flash areas, cancel the protection against reprogramming.

• DFPR1 bit (data flash B E/W disable)

Setting the DFPR1 bit to 1 disables software commands to be issued to data flash B. Setting the DFPR1 bit to 0 enables software commands to be issued to data flash B.

• DFPR0 bit (data flash A E/W disable)

Setting the DFPR0 bit to 1 disables software commands to be issued to data flash A. Setting the DFPR0 bit to 0 enables software commands to be issued to data flash A.



## 7.4.4 Flash Memory Status Register (FLMSTR)

|  | Address:   | H'FF066 | 63           |               |  |   |             |              |                               |       |  |  |
|--|--|---------|--------------|---------------|--|---|-------------|--------------|-------------------------------|-------|--|--|
|  | Bit:   | b7      |              | b6            | b5   | b4  | b3          | b2           | b1                            | b0    |  |  |
|  |  | FMRD    | YIF          | FMBSYRDIF     | FMEBSF   | FMERSF  | FMPRSF      | _            | _                             | FMRDY |  |  |
| Value  | Value after reset: 0   |         |              | 0             | 0  | 0   | 0           | 0            | 1                             | 1     |  |  |
| Bit  | Symb   | ol      | Bit          | Name          | Descrip  | otion   |             |              |                               | R/W   |  |  |
| 7  | FMRD<br>* <sup>1</sup> * <sup>2</sup> * <sup>3</sup>                                   |         |              |               |  | 0: The flash read-ready interrupt is not being requested.                     |             |              |                               |       |  |  |
|  |  |         | request flag |               | 1: The f   | lash read-r   | eady interr | upt is being | g requested.                  |       |  |  |
|  |  |         |              |               | [Setting   | condition]  |             |              |                               |       |  |  |
|  | <ul> <li>FMRDY changes from 0 to 1.</li> </ul>   |         |              |               |  |   |             |              |                               |       |  |  |
|  | [Clearing condition]   |         |              |               |  |   |             |              |                               |       |  |  |
| <ul> <li>"1" is read from FMRDYIF and then the bit is cleared to 0.</li> </ul> |  |         |              |               |  |   |             |              |                               |       |  |  |
| 6  | 6 FMBSYRDIF Flash busy-<br>* <sup>2</sup> * <sup>3</sup> * <sup>4</sup> read interrupt |         |              |               |  | <ol> <li>The flash busy-read interrupt is not being<br/>requested.</li> </ol> |             |              |                               |       |  |  |
|  |  |         | request flag | 1: The f      |  |   |             |              |                               |       |  |  |
|  |  |         |              |               | [Setting   | condition]  |             |              |                               |       |  |  |
|  |  |         |              |               | -  | user ROM<br>RDY is 0.   | area is ac  | cessed whi   | ile the                       |       |  |  |
|  |  |         |              |               | [Clearin   | g condition   | ]           |              |                               |       |  |  |
|  |  |         |              |               |  | s read from<br>red to 0.  | I FMBSYR    | DIF and th   | en the bit is                 |       |  |  |
| 5  | FMEB   | SF      |              | asure/blank-  |  | essful end  |             |              |                               | R     |  |  |
|  | * <sup>3</sup> * <sup>5</sup>  |         |              | ecking status | 3 1: End v   | 1: End with an error  |             |              |                               |       |  |  |
|  |  |         | flag         |               | [Setting   | [Setting condition]   |             |              |                               |       |  |  |
|  |  |         |              |               | <ul> <li>The erasure command is executed and results in<br/>unsuccessful erasure.</li> </ul> |   |             |              |                               |       |  |  |
|  |  |         |              |               |  |   |             |              | ecuted and it<br>s not blank. |       |  |  |
|  |  |         |              |               | [Clearin   | g condition   | ]           |              |                               |       |  |  |
|  |  |         |              |               | • The  | clear-statu   | s comman    | d is issued  |                               |       |  |  |



| Secu |                               |               |  |     |
|------|-------------------------------|---------------|--|-----|
| Bit  | Symbol                        | Bit Name      | Description  | R/W |
| 4    | FMERSF                        | Erase-suspend | 0: Erase-suspend function is not being used.   | R   |
|      |                               | flag          | 1: Erase-suspend function is being used.   |     |
|      |                               |               | [Setting condition]  |     |
|      |                               |               | • Erase-suspend mode is being used.  |     |
|      |                               |               | [Clearing condition]   |     |
|      |                               |               | Erase-suspend mode is not being used.  |     |
| 3    | FMPRSF                        | Programming   | 0: Successful end  | R   |
|      | * <sup>3</sup> * <sup>5</sup> | status flag   | 1: End with an error   |     |
|      |                               |               | [Setting conditions]   |     |
|      |                               |               | <ul> <li>The programming command is executed and results in unsuccessful programming.</li> </ul> |     |
|      |                               |               | • The lock-bit programming command is executed and results in unsuccessful programming.          |     |
|      |                               |               | [Clearing condition]   |     |
|      |                               |               | The clear-status command is issued.  |     |
| 2    | _                             | Reserved      | This bit is read as 0. The write value should be 0.  | _   |
| 1    | _                             | Reserved      | Reading this bit returns the value same as the FMRDY value. The write value should be 1.         | —   |

| 0 | FMRDY | Flash memory | 0: Busy (programming or erasure in progress)                            | R |  |  |  |  |
|---|-------|--------------|---|---|--|--|--|--|
|   |       | ready/busy   | 1: Ready  |   |  |  |  |  |
|   | sta   | status flag  | [Setting condition]   |   |  |  |  |  |
|   |       |              | • The flash memory is not being programmed or erased.                   |   |  |  |  |  |
|   |       |              | [Clearing condition]  |   |  |  |  |  |
|   |       |              | <ul> <li>The flash memory is being programmed or<br/>erased.</li> </ul> |   |  |  |  |  |
|   |       |              |   |   |  |  |  |  |

Notes: 1. The FMRDYIF bit is set to 1 when the FMRDY bit changes from 0 to 1.

- 2. When setting the bit to 0, first read 1 from the bit and then write 0 to the bit.
- 3. The bit cannot be set to 1 through software.
- 4. The FMBSYRDIF bit is set to 1 when the ROM area is accessed while the FMRDY bit is 0.
- 5. The bit is cleared to 0 when the clear-status command is executed.

Section 7 ROM

- FMRDYIF (flash read-ready interrupt request flag) The FMRDYIF bit indicates that the flash memory has changed from the busy state to the ready state. When the FMRDYIF bit is set to 1 while the FMRDYIE bit is 1, an interrupt request is generated.
- FMBSYRDIF (flash busy-read interrupt request flag) The FMBSYRDIF bit indicates that the user ROM area is accessed while the flash memory is in the busy state. When the FMBSYRDIF bit is set to 1 while the FMBSYRDIE bit is 1, an interrupt request is generated.
- FMEBSF (erasure/blank-checking status flag) The FMEBSF bit is a read-only bit indicating the state when erasure/blank-checking command is executed.
- FMERSF (erase-suspend flag) The FMERSF bit is a read-only bit indicating the state of erase-suspend mode.
- FMPRSF (programming status flag) The FMPRSF bit is a read-only bit indicating the state when programming command is executed.
- FMRDY (flash memory ready/busy status flag) The FMRDY bit indicates the state of flash memory operation.



## 7.5 On-Board Programming

The flash memory can be programmed/erased on board (boot mode and user mode), or by using a PROM programmer (programmer mode). When the reset is released, this LSI enters one of these modes depending on the levels of the signals input on the TEST,  $\overline{\text{NMI}}$ , and ports, as shown in table 7.3. The levels of these signals must be fixed at least TBD states before the reset is released.

When this LSI enters boot mode, the built-in boot program is initiated. The boot program transfers the programming-control program to the on-chip RAM, erases the flash memory areas entirely, and then executes the programming-control program. Boot mode is useful for on-board initial programming as well as forced recovery when programming/erasure in user mode is disabled. User mode is useful for erasing and reprogramming the specified blocks, which function is achieved by branching to the programming/erasure processing programs prepared by the user.

| TEST | NMI | P85 | PB3 | PB2 | PB1 | PB0 | LSI Modes after Release from a Reset |
|------|-----|-----|-----|-----|-----|-----|--------------------------------------|
| 0    | 1   | ×   | ×   | ×   | ×   | ×   | User mode                            |
| 0    | 0   | 1   | ×   | ×   | ×   | ×   | Boot mode                            |
| 1    | ×   | ×   | 0   | 0   | 0   | 0   | Programmer mode                      |


Note: x: Do not care.

## 7.5.1 Boot Mode

In boot mode, control commands and data for programming are transmitted from the externally connected host via SCI3\_1 to program/erase the user ROM area.

In boot mode, it is necessary to prepare the tool for transmitting control commands and data for programming, and the data for programming in the host. Asynchronous mode is used for serial communication. Figure 7.2 shows the system configuration in boot mode. Although interrupt requests are ignored in boot mode, interrupt requests should be disabled by the system.







#### (1) Serial Interface Settings by Host

SCI3\_1 is set to asynchronous mode, in which the serial transmission/reception format is set to 8bit data, one stop-bit, and no parity.

When this LSI enters boot mode, the built-in boot program is initiated. When the boot program is initiated, this LSI measures the low-level period of asynchronous serial communication data (H'00) transmitted continuously from the host. This LSI then calculates the bit rate of transmission from the host, and adjusts the SCI bit rate so that it should match that of the host.

After completing the bit rate adjustment, this LSI transmits one H'00 byte to the host to signal completion of bit rate adjustment. When successfully having received this completion signal, the host should transmit one H'55 byte to this LSI. When not, boot mode should be initiated again. Depending on the combination of the host's transfer bit rate and system clock frequency of this LSI, there might be a discrepancy between the bit rates of the host and this LSI. To prevent this, the transfer bit rate of the host and system clock frequency of this LSI should be set in the range of the value listed in table 7.4.

| <br>Start bit                                   | D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7  | Stop bit |
|---|----|----|----|----|----|----|----|---|----------|
| Measures low-level period (9 bits) (data: H'00) |    |    |    |    |    |    |    | <ul> <li>High-level period<br/>of 1 or more bits</li> </ul> |          |

Figure 7.3 Automatic Adjustment of Bit Rates

RENESAS

# Table 7.4 System Clock Frequencies at which Automatic Adjustment of Bit Rates is Possible

| Host Bit Rate | System Clock Frequency Range of LSI |
|---------------|-------------------------------------|
| 9600 bps      | On-chip oscillator (10 MHz)         |
| 4800 bps      |                                     |
| 2400 bps      |                                     |
|               |                                     |



#### (2) State Transition







Figure 7.4 State Transitions in Boot Mode

RENESAS



- 1. After boot mode is initiated, this LSI adjusts the SCI3\_1 bit rate so that it should match the host's bit rate.
- 2. This LSI sends the requested information to the host in response to inquiries regarding the size, configuration, and start addresses of the user ROM areas, information on the supported devices, etc.
- 3. On receiving transmission of a programming/erasure status command, this LSI erases the entire user ROM area automatically.
- 4. When completing erasure of the user ROM area, this LSI enters the programming/erasure-command wait state. After transmission of the programming selection command, the host should transmit the address at which the programming should start and the programming data. When programming is completed, the host should transmit H'FFFFFFFF as the programming start address to terminate programming. This allows this LSI to return to the programming/erasure-command wait state from the programming-data wait state. If the above programming-termination command is once issued to an area in an erasure block and when that block is to be programmed again, erase the block before programming. Figure 7.5 shows an example of an erasure block containing the area that has been already programmed.

On receiving an erasure selection command, this LSI enters the erasure-block-information wait state. After transmission of the erasure selection command, the host should transmit the erasure block number. When erasure is completed, the host should transmit H'FF as the erasure block number. This allows this LSI to return to the programming/erasure-command wait state from the erasure-block-information wait state. Note that erasure is necessary only when programming is once done in boot mode and then only a specific block is to be reprogrammed without applying a reset-start. If the necessary programming can be done in a single operation, such erasure processing is unnecessary because all the blocks are erased before this LSI enters the wait state for programming, erasure, or other commands. In addition to the programming/erasure commands, there are commands for sum checking and blank checking (erasure checking) of the user ROM areas, memory reading, and acquiring the current state information.

Note that data can be read from the user ROM area only after the MAT has been automatically erased and then programmed.






Figure 7.5 Example of Erase Block Including Programmed Area



## 7.5.2 Specifications of Standard Serial Communication Interface in Boot Mode

The boot program activated in boot mode communicates with the host via the on-chip SCI3\_1. The following describes the specifications of the serial communication interface between the host and the boot program.

The boot program has three states.

1. Bit-rate adjustment state

In this state, the boot program adjusts the SCI3\_1 bit rate to match that of the host to perform serial communication with the host. When this LSI is started up in boot mode, the boot program is activated and enters the bit-rate adjustment state, in which it receives command from the host and adjusts the bit rate accordingly. After bit rate adjustment is completed, the boot program enters the inquiry/selection state.

2. Inquiry/selection state

In this state, the boot program responds to inquiry commands from the host. The device, clock mode, and bit rate are selected. Upon completion of selection, the boot program enters the programming/erasure state in response to the command for transition-to-programming/erasure state. Before entering the programming/erasure state, the boot program transfers the erasure-related libraries to the on-chip RAM and erases the user ROM areas.

3. Programming/erasure state

In this state, the boot program executes programming/erasure. The boot program transfers the program for programming/erasure to the on-chip RAM according to the command transmitted from the host and executes programming/erasure. The boot program also executes sum checking and blank checking as directed using the corresponding commands.






Figure 7.6 shows the boot program states and processing flow.

Figure 7.6 Boot Program States and Processing Flow



## (1) Bit-Rate Adjustment State

In the bit-rate adjustment state, the boot program measures the low-level period of H'00 transmitted from the host and calculates the bit rate according to the measurement. The bit rate can be changed using the new-bit-rate selection command. On completion of bit rate adjustment, the boot program enters the inquiry/selection state. Figure 7.7 shows the sequence of bit rate adjustment.




Figure 7.7 Sequence of Bit Rate Adjustment

## (2) Communication Protocol

1. One-character command or one-character response

A command or response consisting of one character used for inquiry or ACK code indicating a successful end.

2. n-character command or n-character response

A command or response requiring 128 bytes of data used as a selection command or a response to an inquiry. The length of programming data is defined separately and so data size (length) is omitted here.

3. Error response

Response to a command which has caused an error; two bytes, consisting of the error response and error code.

4. 128-byte programming command

This command does not include its data size information. The data size can be acquired from the response to the programming-size inquiry command.

5. Response to memory reading command

This response includes 4-byte size information.

| One-character command<br>or one-character response | Command or response                           | se               |          |  |  |  |
|--|---|------------------|----------|--|--|--|
| n-character command<br>or n-character response     | Data Data Size Checksum - Command or response |                  |          |  |  |  |
| Error response                                     | Error code                                    | ise              |          |  |  |  |
| 128-byte<br>programming command                    | Address Command                               | Data (128 bytes) | Checksum |  |  |  |
| Response to memory<br>reading command              | Data size                                     | Data             | Checksum |  |  |  |



- Command (1 byte): Inquiry, selection, programming, erasure, checking, etc.
- Response (1 byte): Response to an inquiry
- Size (1 or 2 bytes): The size of transmit/receive data excluding the command code, response, size, and checksum.
- Data (n bytes): Particular data for a command or response
- Checksum (1 byte): This is set so that the total sum of the values from the command- code field or response through the SUM field should be H'00.
- Error response (1 byte): Error response to a command
- Error code (1 byte): Type of an error that has occurred
- Address (4 bytes): Address for programming
- Data (128 bytes): Data for programming
- Data size (4 bytes): Four-byte length included in the response to the memory reading command.



## (3) Inquiry/Selection State

In this state, the boot program returns the information on the flash ROM in response to inquiry commands from the host, and selects the device, clock mode, and bit rate in response to the relevant selection commands.

Table 7.5 lists inquiry/selection commands.

| Command | Command Name                            | Function  |
|---------|---|---|
| H'20    | Supported-device inquiry                | Inquires about the device code and product name.  |
| H'10    | Device selection                        | Selects the device (code).  |
| H'21    | Clock mode inquiry                      | Inquires about the number of selectable clock modes and each clock mode's value.  |
| H'11    | Clock mode selection                    | Selects the clock mode.   |
| H'22    | Frequency-division-ratio inquiry        | Inquires about the number of frequency<br>types, the number of frequency division<br>ratios, and the specific frequency division<br>ratio values. |
| H'23    | Operating-frequency inquiry             | Inquires about the maximum and minimum operating frequencies for the main and peripheral clocks.  |
| H'25    | User-ROM-area information inquiry       | Inquires about the number of user ROM areas and first and last addresses of each MAT area.  |
| H'26    | Erasure-block information inquiry       | Inquires about the number of blocks and first and last addresses of each block  |
| H'27    | Programming-size inquiry                | Inquires about the size of a unit for programming.  |
| H'3F    | New bit-rate selection                  | Selects the new bit rate.   |
| H'40    | Transition-to-programming/erasure state | Erases the user ROM areas and enters the programming/erasure state.   |
| H'4F    | Boot-program state inquiry              | Inquires about the processing state of the boot program.  |

Table 7.5Inquiry/Selection Commands

The selection commands should be transmitted from the host in the following order: device selection (H'10), clock mode selection (H'11), and new bit-rate selection (H'3F). If the same selection command is transmitted more than one time, the last one is valid.

All the commands in table 7.5 except for the boot-program-state inquiry command (H'4F) are valid until the boot program accepts the transition-to-programming/erasure-state command (H'40). That is, until the transition command is accepted, the host can repeatedly send inquiry and selection commands in table 7.5. The boot-program-state inquiry command (H'4F) is valid even after the boot program accepts the transition-to-programming/erasure-state command (H'40).

#### (a) Inquiry about Supported Devices

In response to the command for inquiry about the supported devices, the boot program returns the device codes of the supported devices and the product name of the boot program.

Command

- H'20
- Command H'20 (1 byte): Inquiry about supported devices

| Response | H'30                 |  | Number of devices |              |
|----------|----------------------|--|-------------------|--------------|
|          | Number of characters |  |                   | Product name |
|          | SUM                  |  |                   |              |

- Response H'30 (1 byte): Response to the inquiry about supported devices
- Size (1 byte): The size of transmit/receive data excluding the response-command, size, and checksum fields. Here, it refers to the total size used by the number-of-devices, number-of-characters, device-code, and product-name fields.
- Number of devices (1 byte): The number of device types supported by the boot program in the microcomputer.
- Number of characters (1 byte): The number of characters in the device-code and product-name fields.
- Device code (4 bytes): Product names of the supported devices (ASCII code)
- Product name (128 bytes): Product code of the boot program (ASCII code)
- SUM (1 byte): Checksum

This is set so that the total sum of the values from the response-code field through the SUM field should be H'00.



## (b) Device Selection

In response to the device selection command, the boot program sets the specified supported device as the selected device. The boot program will return the information on the selected device in response to the subsequent inquiries.

| Command | H'10 | Size | Device code | SUM |
|---------|------|------|-------------|-----|
|         |      |      |             | 1   |

- Command H'10 (1 byte): Device selection
- Size (1 byte): The number of characters in the device-code field (fixed to four).
- Device code (4 bytes): The device code that has been returned in response to the inquiry about supported devices (ASCII code)
- SUM (1 byte): Checksum

Response



• Response H'06 (1 byte): Response to device selection

The ACK code is returned when the specified device code corresponds to one of the supported devices.

Error response



- Error response H'90 (1 byte): Error response to device selection
- ERROR (1 byte): Error code

H'11: Checksum error

H'21: Device code error indicating device code disagreement

## (c) Inquiry about Clock Modes

In response to the command for inquiry about clock modes, the boot program returns the information on the selectable clock modes.

Command

H'21

• Command H'21 (1 byte): Inquiry about clock modes

| Response | H'31 | Size | Mode | <br>SUM |
|----------|------|------|------|---------|



- Response H'31 (1 byte): Response to the inquiry about clock modes
- Size (1 byte): The total size of the number-of-modes and mode fields
- Mode (1 byte): Selectable clock modes (example: H'01 denotes clock mode 1)
- SUM (1 byte): Checksum

## (d) Clock Mode Selection

In response to the command for clock mode selection, the boot program sets the specified clock mode as the selected clock mode. The boot program will return the information on the selected clock mode in response to the subsequent inquiries.

The clock-mode selection command should be transmitted after the device selection command (H'10).

Command H'11 Size Mode SUM

- Command H'11 (1 byte): Clock mode selection
- Size (1 byte): The number of characters in the mode field (fixed to one).
- Mode (1 byte): The clock mode that has been returned in response to the inquiry about clock modes.
- SUM (1 byte): Checksum

Response



Response H'06 (1 byte): Response to clock mode selection
 The ACK code is returned when the specified clock mode corresponds to one of the selectable clock modes.

Error response

H'91 ERROR

- Error response H'91 (1 byte): Error response to clock mode selection
- ERROR (1 byte): Error code

H'11: Checksum error

H'22: Clock mode error indicating clock mode disagreement

Even if value H'00 or H'01 has been returned in response to the clock-mode inquiry command as the number of modes, it is required to select the clock mode for each value.

RENESAS

## (e) Inquiry about Frequency Division Ratios

In response to the command for inquiry about frequency division ratios, the boot program returns the information on the selectable frequency division ratios.

Command H'22

• Command H'22 (1 byte): Inquiry about frequency division ratios

| Response | H'32   |                                | Number<br>of types |  |  |  |
|----------|--|--------------------------------|--------------------|--|--|--|
|          | Number of<br>Frequency<br>division<br>ratios | Frequency<br>division<br>ratio |                    |  |  |  |
|          |  |                                |                    |  |  |  |
|          | SUM  |                                |                    |  |  |  |

- Response H'32 (1 byte): Response to the inquiry about frequency division ratios
- Size (1 byte): The total size of the number-of-types, number-of-frequency-division-ratios, and frequency-division-ratio fields.
- Number of types (1 byte): The number of operating clock signals for which frequency division ratios can be selected for the device.

(For example, the value is H'02 if frequency division ratio settings can be made for the frequencies of the main and peripheral module operating clock signals.)

• Number of frequency division ratios (1 byte): The number of selectable frequency division ratios for each operating clock signal.

(For example, the number of selectable frequency division ratios for the main or peripheral module operating clock signal.)

• Frequency division ratio (1 byte):

The negative numerical value by which the frequency is divided. (Example: H'FE (-2) when the frequency is divided by two.)

As many frequency-division-ratio fields are repeated as the number of corresponding frequency division ratios; and the combinations of the former and latter fields are repeated as many times as the number of types (= number of operating clock signals).

• SUM (1 byte): Checksum

#### (f) Inquiry about Operating Frequencies

In response to the command for inquiry about operating frequencies, the boot program returns the number of operating frequency types and the respective maximum and minimum frequencies.

Command

H'23

• Command H'23 (1 byte): Inquiry about operating frequencies

| Response | ŀ |
|----------|---|
|          |   |

| H'33                           | Size | Number of<br>operating<br>frequencies |  |
|--------------------------------|------|---------------------------------------|--|
| Minimum operating<br>frequency |      | Maximum operating<br>frequency        |  |
|                                |      |                                       |  |
| SUM                            |      |                                       |  |

- Response H'33 (1 byte): Response to the inquiry about operating frequencies
- Size (1 byte): The total size of the number-of-operating-frequencies, maximum-frequency, and minimum-frequency fields.
- Number of operating frequencies (1 byte): The number of operating frequency types required for the device

(For example, the value is H'02 if the main and peripheral module operating frequencies are required.)

• Minimum operating frequency (2 bytes): The minimum frequency of a frequency-multiplied or divided clock signal

The values in the minimum- and maximum-operating-frequency fields are obtained by multiplying the operating frequency (MHz; to the second decimal place) by 100. (For example, when the frequency is 20.00 MHz, 20.00 is multiplied by 100 to be 2000, and so H'07D0 is returned here.)

• Maximum operating frequency (2 bytes): The maximum frequency of a frequency-multiplied or divided clock signal.

As many pairs of the minimum- and maximum-operating-frequency fields are continued as the number of operating frequencies (= number of operating frequency types).

• SUM (1 byte): Checksum



## (g) Inquiry about User ROM Area

In response to the command for inquiry about the user ROM area, the boot program returns the number of user ROM areas and their addresses.

Command H'25

• Command H'25 (1 byte): Inquiry about user ROM area

| Response | H'35                      | Size | Number<br>of areas |                          |
|----------|---------------------------|------|--------------------|--------------------------|
|          | First address of the area |      |                    | Last address of the area |
|          |                           |      |                    |                          |
|          | SUM                       |      |                    |                          |

- Response H'35 (1 byte): Response to the inquiry about user ROM area
- Size (1 byte): The total size of the number-of-areas, first-address-of-the-area, and last-address-of-the-area fields.
- Number of areas (1 byte): The number of consecutive user ROM areas (H'01 is returned when the user ROM areas are continuous.)
- First address of the area (4 bytes): The first address of the area
- Last address of the area (4 bytes): The last address of the area

As many pairs of the first-address-of-the-area and last-address-of-the-area fields are continued as the number of areas.

• SUM (1 byte): Checksum

## (h) Inquiry about Erasure Blocks

In response to the command for inquiry about erasure blocks, the boot program returns the number of erasure blocks and their addresses.

• Command H'26 (1 byte): Inquiry about erasure blocks

| Response | H'36        | Size         | Number of blocks |                           |
|----------|-------------|--------------|------------------|---------------------------|
|          | First addre | ess of the b | lock             | Last address of the block |
|          |             |              |                  |                           |
|          | SUM         |              |                  |                           |

- Response H'36 (1 byte): Response to the inquiry about erasure blocks
- Size (2 bytes): The total size of the number-of-blocks, first-address-of-the-block, and last-address-of-the-block fields.
- Number of blocks (1 byte): The number of flash memory blocks to be erased
- First address of the block (4 bytes): The first address of the block
- Last address of the block (4 bytes): The last address of the block As many pairs of the first-address-of-the-block and last-address-of-the-block fields are continued as the number of blocks.
- SUM (1 byte): Checksum

# (i) Inquiry about Programming Size

In response to the command for inquiry about programming size, the boot program returns the size of a unit for programming.

Command H'27

• Command H'27 (1 byte): Inquiry about programming size

| Response H'37 Size Programming size SUM |
|---|
|---|

- Response H'37 (1 byte): Response to the inquiry about programming size
- Size (1 byte): The number of characters in the programming-size field (fixed to 2)
- Programming size (2 bytes): The size of a unit for programming Programming data is received in the unit specified here.
- SUM (1 byte): Checksum



## (j) New Bit-Rate Selection

In response to the command for new bit-rate selection, the boot program changes the bit rate settings to those of the specified one, and responds to the acknowledgement from the host at the new bit rate.

The new bit-rate selection command should be transmitted after the clock-mode selection command.

Command

| H'3F  | Size                             | Bit rate                         | Input frequency |
|---|----------------------------------|----------------------------------|-----------------|
| Number of<br>frequency<br>division<br>ratio types | Frequency<br>division<br>ratio 1 | Frequency<br>division<br>ratio 2 |                 |
| SUM   |                                  |                                  |                 |

- Command H'3F (1 byte): New bit-rate selection
- Size (1 byte): The total size of the bit-rate, input-frequency, number-of-frequency-division-ratio-types, and frequency-division-ratio fields.
- Bit rate (2 bytes): New bit rate

The value to be set here is obtained by dividing the desired bit rate by 100. (For example, to select the bit rate of 19200 bps, 19200 is divided by 100 to be 192, and so H'00C0 should be set.)

• Input frequency (2 bytes): The frequency of the clock input to the boot program.

The value to be set here is obtained by multiplying the input frequency (MHz; to the second decimal place) by 100. (For example, to select the input frequency of 20.00 MHz, 20.00 is multiplied by 100 to be 2000, and so H'07D0 should be set.)

• Number of frequency division ratio types (1 byte): The number of selectable frequency division ratios for the device.

(The value is usually H'02 because the main and peripheral module operating frequencies can be usually selected.)

- Frequency division ratio 1 (1 byte): Frequency division ratio for the main operating frequency. The negative numerical value by which the frequency is divided. (Example: H'FE (-2) when the frequency is divided by two.)
- Frequency division ratio 2 (1 byte): Frequency division ratio for the peripheral operating frequency.


The negative numerical value by which the frequency is divided. (Example: H'FE (-2) when the frequency is divided by two.)

• SUM (1 byte): Checksum

Response



• Response H'06 (1 byte): Response to the new bit-rate selection command The ACK code is returned when selection is possible.



- Error response H'BF (1 byte): Error response to new bit-rate selection
- ERROR (1 byte): Error code
  - H'11: Checksum error

H'24: Bit-rate selection error indicating that the specified bit rate is not selectable.

H'25: Input frequency error indicating that the specified input frequency is not within the range from the minimum to maximum values.

H'26: Frequency division ratio error indicating disagreement of frequency division ratios

H'27: Operating frequency error indicating that the specified operating frequency is not within the range from the minimum to maximum values.

# (4) Checking Received Data

The following describes how the received data is checked.

1. Input frequency

The value of the received input frequency is checked to see if it is within the range from minimum to maximum values of the input frequency of the selected clock mode of the selected device. If not, an input frequency error is generated.

2. Frequency division ratio

The value of the received frequency division ratio is checked to see if it corresponds to the frequency division ratio value of the selected clock mode of the selected device. If not, a frequency division ratio error is generated.



# 3. Operating frequency

The operating frequency is calculated from the received input frequency and frequency division ratio. The input frequency is the frequency of the clock signal supplied to the LSI, whereas the operating frequency is the frequency at which the LSI actually operates. The following formula is used for the calculation.

Operating frequency = input frequency/frequency division ratio

The obtained operating frequency is checked to see if it is within the range from the minimum to maximum values of the operating frequency of the selected clock mode of the selected device. If not, an operating frequency error is generated.

4. Bit rate

From the peripheral operating frequency ( $\phi$ ) and bit rate (B), the value (n) of the clock select bits (CKS) in the serial mode register (SMR) and the value (N) in the bit rate register (BRR) are calculated to determine the error. The error determined is checked to see if it is smaller than 4%. If not, a bit-rate selection error is generated. The following formula is used for the calculation.

Error (%) = 
$$\left\{ \begin{array}{c} \varphi \times 10^{6} \\ \hline (N+1) \times B \times 64 \times 2^{2n-1} \end{array} \right\} \times 100$$

When selection of the new bit rate is possible, the boot program returns an ACK code to the host and then makes the necessary register settings to select the new bit rate. The host then transmits an ACK code at the new bit rate and the boot program responds to it at the new bit rate.

Acknowledge H'06


• Acknowledge H'06 (1 byte): Acknowledgement of the new bit rate


Response

H'06

• Response H'06 (1 byte): Response to acknowledgement of the new bit rate

Figure 7.9 shows the sequence of new bit-rate selection.





#### (5) Transition to Programming/Erasure State

In response to the command for transition-to-programming/erasure state, the boot program transfers the erasure program to erase the data in the user ROM area. On completion of this erasure, the boot program returns the ACK code and enters the programming/erasure state.

Before transmitting the programming selection command and data for programming, the host should select the device, clock mode, and new bit rate for this LSI using the device selection, clock-mode selection, and new-bit-rate selection commands; and then transmit a transition-to-programming/erasure-state command to the boot program.

Command



• Command H'40 (1 byte): Transition to programming/erasure state



- H'06
- Response H'06 (1 byte): Response to the transition-to-programming/erasure-state command. The ACK code is returned when the user ROM area have been successfully erased after transfer of the erasure program.

Error response

• Error response H'C0 (1 byte): Error response to the transition-to-programming/erasure-state command.



• Error code H'51 (1 byte): Erasure error indicating that erasure was unsuccessful because of an error.

## (6) Command Errors

Command errors are caused by undefined commands, incorrect command sequence, and unacceptable commands. For example, sending a clock-mode selection command before a device selection command and sending an inquiry command after a transition-to-programming/erasure-state command both cause command errors.

Error response

H'80 H'xx

- Error response H'80 (1 byte): Command error
- Command H'xx (1 byte): Received command

## (7) Order of Commands

In the inquiry/selection state, commands should be sent in the following order.

- 1. Send the supported-device inquiry command (H'20) to get the list of supported devices.
- 2. Select a device according to the returned device information, and send the device selection command (H'10).
- 3. Send the clock-mode inquiry command (H'21) to inquire about clock modes.
- 4. Select a clock mode from among the returned clock modes, and send the clock-mode selection command (H'11).
- 5. After selection of the device and clock mode, send the frequency-division-ratio inquiry command (H'22) and operating-frequency inquiry command (H'23) to get the information necessary for selecting a new bit rate.
- 6. Select a new bit rate according to the returned information on the frequency division ratios and operating frequencies, send the new bit-rate selection command (H'3F).
- 7. After selection of the new bit rate, send the user-ROM-area-information inquiry command (H'25), erasure-block-information inquiry command (H'26), and programming-size inquiry command (H'27) to get the information necessary for programming/erasing the user ROM area.
- 8. After each inquiry of step [7], send the transition-to-programming/erasure-state command (H'40) to cause a transition to the programming/erasure state.



#### (8) Programming/Erasure State

In the programming/erasure state, the boot program selects the form of programming in response to the programming selection command and then writes the data in response to the 128-byte programming command; or the boot program erases the desired blocks in response to the erasure selection and block erasure commands. Table 7.6 lists the programming/erasure commands.

| Command | Command Name                        | Function   |
|---------|-------------------------------------|--|
| H'43    | User-ROM-area programming selection | Transfers the control program for user-ROM area programming. |
| H'50    | 128-byte programming                | Executes 128-byte programming.                               |
| H'48    | Erasure selection                   | Transfers the erasure-control program.                       |
| H'58    | Block erasure                       | Erases the block data.                                       |
| H'52    | Memory reading                      | Reads data from memory.                                      |
| H'4B    | Sum checking of user ROM area       | Executes sum checking of the user ROM area.                  |
| H'4D    | Blank checking of user ROM area     | Executes blank checking of the user ROM area.                |
| H'4F    | Boot-program state inquiry          | Inquires about the processing state of the boot program.     |

#### Table 7.6 Programming/Erasure Commands

#### 1. Programming

Programming is performed by using the programming selection command and the 128-byte programming command.

First, the host sends the user-ROM-area-programming selection command.

Next, the host sends the 128-byte programming command. The boot program assumes that the 128 bytes of data included in the 128-byte programming command should be programmed according to the form of programming selected by the preceding programming selection command. To program more than 128 bytes, repeatedly send 128-byte programming commands. To terminate programming, the host should send the 128-byte programming command with address H'FFFFFFF. On completion of programming, the boot program waits for the next programming/erasure selection command.

To perform programming according to a different form of programming or to program a different MAT area subsequently, start the process by sending a programming selection command.

The sequence of programming by the programming selection command and 128-byte programming command is shown in figure 7.10.

RENESAS




Figure 7.10 Programming Sequence

#### 2. Erasure

Erasure is performed by using the erasure selection command and the block erasure command. First, select erasure by the erasure selection command and then actually erase a specific block using the block erasure command. To erase multiple blocks, repeatedly send block erasure commands. To terminate erasure, the host should send the block erasure command with block number H'FF. On completion of erasure, the boot program waits for the next programming/erasure selection command.

The sequence of erasure by the erasure selection command and block erasure command is shown in figure 7.11.






Figure 7.11 Erasure Sequence

#### (a) Selection of User-Rom Area Programming

In response to the command for selection of user-ROM area programming, the boot program transfers the relevant programming-control program according to which the user ROM area is programmed.

Command H'43

• Command H'43 (1 byte): Selection of programming the user ROM area

Response



• Response H'06 (1 byte): Response to the user-ROM-area programming selection command. The ACK code is returned upon completion of transferring the programming-control program.

Error response



- Error response H'C3 (1 byte): Error response to the user-ROM-area programming selection command
- ERROR (1 byte): Error code

H'54: Selection processing error (processing was not completed because of a transfer error)

RENESAS

## (b) 128-Byte Programming

In response to the 128-byte programming command, the boot program programs the user ROM area according to the programming-control program transferred in response to the user-ROM-area programming selection command.

Command

| H'50 | Address |  |  |  |
|------|---------|--|--|--|
| Data |         |  |  |  |
|      |         |  |  |  |
| SUM  |         |  |  |  |

- Command H'50 (1 byte): 128-byte programming
- Address for programming (4 bytes): Address at which programming starts The address should be the multiple of the size returned in response to the programming-size inquiry command.

[Example] H'00, H01, H'00, H'00: H'00010000

- Programming data (128 bytes): Data for programming The size of the programming data is the size returned in response to the programming-size inquiry command.
- SUM (1 byte): Checksum

Response



• Response H'06 (1 byte): Response to the 128-byte programming command. The ACK code is returned upon completion of the requested programming.

Error response

H'D0 ERROR

- Error response H'D0 (1 byte): Error response to the 128-byte programming command
- ERROR (1 byte): Error code

H'11: Checksum error

H'53: Programming error (programming failed because of an error in programming)

The specified address should be on a boundary corresponding to the unit of programming (programming size). For example, when the programming size is 128 bytes, the lower 8 bits of the address should be either H'00 or H'80. When less than 128 bytes of data are to be programmed, the host should transmit the data after padding the vacant bytes with H'FF.



To terminate programming, send the 128-byte programming command with H'FFFFFFFF in the address-for-programming field. This informs the boot program that the data has been completely sent; the boot program then waits for the next programming/erasure selection command.



- Command H'50 (1 byte): 128-byte programming
- Address for programming (4 bytes): Terminating code (H'FF, H'FF, H'FF, H'FF)
- SUM (1 byte): Checksum

Response

H'06

• Response H'06 (1 byte): Response to the 128-byte programming command. The ACK code is returned upon termination of the programming process.

Error response

H'D0 ERROR

- Error response H'D0 (1 byte): Error response to the 128-byte programming command
- ERROR (1 byte): Error code

H'11: Checksum error

H'53: Programming error (programming failed because of an error in programming)

## (c) Erasure Selection

In response to the erasure selection command, the boot program transfers the relevant erasurecontrol program. The data in the user ROM area is erased using the transferred erasure-control program.

Command



• Command H'48 (1 byte): Erasure selection

Response

H'06

• Response H'06 (1 byte): Response to the erasure selection command. The ACK code is returned upon completion of transferring the erasure-control program.



Error response

H'C8 ERROR

- Error response H'C8 (1 byte): Error response to Erasure selection command
- ERROR (1 byte): Error code

H'54: Selection processing error (processing was not completed because of a transfer error)

## (d) Block Erasure

In response to the block erasure command, the boot program erases the data in the specified block.

Command H'58 Size Block SUM number

- Command H'58 (1 byte): Block erasure
- Size (1 byte): The number of characters in the block-number field (fixed to 1)
- Block number (1 byte): The number specific to the block to be erased
- SUM (1 byte): Checksum

Response



• Response H'06 (1 byte): Response to the block erasure command. The ACK code is returned when the specified block has been erased.

Error response

H'D8 ERROR

- Error response H'D8 (1 byte): Error response to the block erasure command
- ERROR (1 byte): Error code

H'11: Checksum error

H'29: Block number error (the specified block number is incorrect)

H'51: Erasure error (an error occurred during erasure)

On receiving the command with H'FF as the block number, the boot program terminates erasure processing and waits for the next programming/erasure selection command.

RENESAS

| Command | H'58 | Size | Block<br>number | SUM |
|---------|------|------|-----------------|-----|
|         |      |      |                 |     |

- Command H'58 (1 byte): Block erasure
- Size (1 byte): The number of characters in the block number field (fixed to 1)
- Block number (1 byte): H'FF (erasure terminating code)
- SUM (1 byte): Checksum

H'06

• Response H'06 (1 byte): Response to the block erasure command for terminating erasure processing; ACK code is returned upon termination of the erasure process.

To perform erasure again after issuing the command with H'FF as the block number, start the process by sending an erasure selection command.

#### (e) Memory Reading

In response to the memory reading command, the boot program returns the data stored in the specified address.

Command

| H'52      | Size | Area | Address for | or reading |  |
|-----------|------|------|-------------|------------|--|
| Reading s | ize  |      |             | SUM        |  |

- Command H'52 (1 byte): Memory reading
- Size (1 byte): The total size of the area, address-for-reading, and reading-size fields (fixed to 9)
- Area (1 byte):

H'01: User ROM area

Specifying an incorrect area causes an address error.

- Address for reading (4 bytes): Address where reading starts
- Reading size (4 bytes): The amount of data to be read
- SUM (1 byte): Checksum

| Response | H'52 | Reading a | ddress |  |  |  |
|----------|------|-----------|--------|--|--|--|
|          | Data |           |        |  |  |  |
|          | SUM  |           |        |  |  |  |



- Response H'52 (1 byte): Response to the memory reading command
- Reading size (4 bytes): The amount of data to be read
- Data (128 bytes): The specified amount of data to be read out starting at the specified address
- SUM (1 byte): Checksum

### Error response

H'D2 ERROR

- Error response H'D2 (1 byte): Error response to the memory reading command
- ERROR (1 byte): Error code

H'11: Checksum error

H'2A: Address error (the specified address for reading is not in the MAT)

H'2B: Size error (the specified size (amount) is greater than the size of the MAT)

## (f) Sum Checking of User ROM Area

In response to the command for sum checking of the user ROM area, the boot program adds all the data bytes in the user ROM area and returns the result.

Command

H'4B

• Command H'4B (1 byte): Sum checking of the user ROM area

|  | Response | H'5B | Size | Checksum for the MAT | SUM |
|--|----------|------|------|----------------------|-----|
|--|----------|------|------|----------------------|-----|

- Response H'5B (1 byte): Response to the command for sum checking of the user ROM area
- Size (1 byte): The number of characters in the checksum-for-the-MAT field (fixed to 4)
- Checksum for the MAT (4 bytes): Result of checksum calculation for the user ROM area; the total of all the data in the MAT, in byte units.
- SUM (1 byte): Checksum (for this response)

## (g) Blank Checking of User ROM Area

In response to the command for blank checking of the user ROM area, the boot program checks to see if the whole area of the user ROM area is blank and returns the result.

Command H




• Command H'4D (1 byte): Blank checking of the user ROM area

Response



• Response H'06 (1 byte): Response to the command for blank checking of the user ROM area. The ACK code is returned when the whole area is blank (all bytes are H'FF).

| Error I | response |
|---------|----------|
|---------|----------|



- Error response H'CD (1 byte): Error response to the command for blank checking of the user ROM area
- Error code H'52 (1 byte): Non-erased error

#### (h) Inquiry about Boot Program State

In response to the command for inquiry about the boot program state, the boot program returns its current state and error information. This inquiry can be made either in the inquiry/selection state or the programming/erasure state.

Command



• Command H'4F (1 byte): Inquiry about boot program state

| Response | H'5F | Size | STATUS | ERROR | SUM |
|----------|------|------|--------|-------|-----|
|----------|------|------|--------|-------|-----|

- Response H'5F (1 byte): Response to the inquiry about boot program state
- Size (1 byte): The number of characters in the STATUS and ERROR fields (fixed to 2)
- STATUS (1 byte): State of the boot program
- ERROR (1 byte): Error information
   ERROR = 0: Success
   ERROR ≠ 0: Error
- SUM (1 byte): Checksum



### Table 7.7State Codes

| Code | Description  |
|------|--|
| H'11 | Waiting for device selection   |
| H'12 | Waiting for clock mode selection   |
| H'13 | Waiting for bit rate selection   |
| H'1F | Waiting for transition to programming/erasure state (bit rate selection completed) |
| H'31 | Programming or erasure state (programming/erasure in progress)                     |
| H'3F | Waiting for programming/erasure selection (erasure completed)                      |
| H'4F | Waiting to receive data for programming (programming completed)                    |
| H'5F | Waiting for erasure block specification (erasure completed)                        |

## Table 7.8Error Codes

| Code | Description                           |
|------|---------------------------------------|
| H'00 | No error                              |
| H'11 | Checksum error                        |
| H'12 | Programming size error                |
| H'21 | Device-code disagreement error        |
| H'22 | Clock-mode disagreement error         |
| H'24 | Bit-rate selection disable error      |
| H'25 | Input frequency error                 |
| H'26 | Frequency division ratio error        |
| H'27 | Operating frequency error             |
| H'29 | Block number error                    |
| H'2A | Address error                         |
| H'2B | Data size error                       |
| H'51 | Erasure error                         |
| H'52 | Non-erased error                      |
| H'53 | Programming error                     |
| H'54 | Selection processing error            |
| H'80 | Command error                         |
| H'FF | Bit-rate-adjustment acknowledge error |

#### 7.5.3 Programming/Erasing in User Mode

On-board programming/erasing of individual flash memory blocks is also possible in user mode by branching to the user programming/erasure-control program. The user must set the branching conditions and provide the on-board means of supplying the programming data. The flash memory must contain the user programming/ erasure-control program or a program that allows the user programming/erasure-control program to be supplied externally. As the flash memory itself cannot be read during programming/erasing, transfer the user programming/erasure-control program to the on-chip RAM to execute, as in boot mode. Figure 7.12 shows a sample procedure for programming/erasing in user mode. Prepare user programming/erasure-control program in accordance with the description in section 7.6, Programming/Erasing.




Figure 7.12 Sample Programming/Erasing Procedure in User Mode (EW0 Mode)



# 7.6 Programming/Erasing

The CPU reprogramming method is employed to program and erase flash memory on board, in which the CPU executes software commands.

#### 7.6.1 Software Commands

Table 7.9 shows a list of software commands through word instructions and table 7.10 shows a list of software commands through byte instructions. Whether an instruction is to be byte-length or word-length is specified by the FMWUS bit in FLMCR1.

| Software                | First | t Com<br>Cycle |        |       | Secon<br>mand | id<br>Cycle | Thirc | d Com<br>Cycle |      | Commar<br>Mo | nd Use in<br>des |
|-------------------------|-------|----------------|--------|-------|---------------|-------------|-------|----------------|------|--------------|------------------|
| Command                 | Mode  | Addr.          | Data   | Mode  | Addr.         | Data        | Mode  | Addr.          | Data | EW0          | EW1              |
| Erasure                 | Write | ×              | H'2020 | Write | BA            | H'D0D0      |       |                |      | Possible     | Possible         |
| Programming             | Write | WA             | H'4141 | Write | WA            | WD1         | Write | WA             | WD2  | Possible     | Possible         |
| Blank checking          | Write | ×              | H'2525 | Write | BA            | H'D0D0      |       |                |      | Possible     | Possible         |
| Lock-bit<br>programming | Write | ×              | H'7777 | Write | BA            | H'D0D0      |       |                |      | Possible     | Possible         |
| Read-array              | Write | ×              | H'FFFF |       |               |             |       |                |      | Possible     | _                |
| Clear-status            | Write | ×              | H'5050 |       |               |             |       |                |      | Possible     | Possible         |
| Lock-bit reading        | Write | ×              | H'7171 | Read  | BA            | H'xxxx      |       |                |      | Possible     | Impossible       |

 Table 7.9
 Software Commands (in Word Instructions: FMWUS = 1)

[Legend]

×: Arbitrary address in the user ROM area

xx: Eight-bit arbitrary data

BA: Arbitrary address in a block

WA: Programming address. (The lower two bits of an address are ignored. WA should be the same in each command cycle.)

WDn: Programming data (16 bits)

| Software                | First | t Comi<br>Cycle |      |       | Secon<br>mand | -    | 1     | l Com<br>to Fiftl<br>mand | h                | ••••••••• | nd Use in<br>des |
|-------------------------|-------|-----------------|------|-------|---------------|------|-------|---------------------------|------------------|-----------|------------------|
| Command                 | Mode  | Addr.           | Data | Mode  | Addr.         | Data | Mode  | Addr.                     | Data             | EW0       | EW1              |
| Erasure                 | Write | ×               | H'20 | Write | BA            | H'D0 |       |                           |                  | Possible  | Possible         |
| Programming             | Write | WA              | H'41 | Write | WA            | WD1  | Write | WA                        | WD2<br>to<br>WD4 | Possible  | Possible         |
| Blank checking          | Write | ×               | H'25 | Write | BA            | H'D0 |       |                           |                  | Possible  | Possible         |
| Lock-bit<br>programming | Write | х               | H'77 | Write | BA            | H'D0 |       |                           |                  | Possible  | Possible         |
| Read-array              | Write | ×               | H'FF |       |               |      |       |                           |                  | Possible  | _                |
| Clear-status            | Write | ×               | H'50 |       |               |      |       |                           |                  | Possible  | Possible         |
| Lock-bit reading        | Write | ×               | H'71 | Read  | BA            | H'xx |       |                           |                  | Possible  | Impossible       |
| [Legend]                |       |                 |      |       |               |      |       |                           |                  |           |                  |

#### Table 7.10 Software Commands (in Byte Instructions: FMWUS = 0)

×: Arbitrary address in the user ROM area

xx: Eight-bit arbitrary data

BA: Arbitrary address in a block

WA: Programming address. (The lower two bits of an address are ignored. WA should be the same in each command cycle.)

WDn: Programming data (8 bits)




## (1) Initialization for CPU Reprogramming Mode

Before software commands are issued, settings for CPU reprogramming mode must be made and issuing of software commands must be permitted.

Figure 7.13 shows initialization for CPU reprogramming mode.





#### Figure 7.13 Initialization for E/W Mode



## (2) Erasure

When H'20 is written in the first command cycle and H'D0 is written to any address in the block in the second command cycle, erase/erase-verify of the specified block is automatically started.

Completion of erasure is indicated by the FMRDY bit in FLMSTR. The FMRDY bit is read as 0 during erasure, and read as 1 after erasure completion.

After erasure completion, the erasure result can be checked by reading the FMEBSF bit in FLMSTR. (See the description in (9) below, Full Status Checking.)

Note that if the lock bit is 0 (locked) in the specified block and the FMLBD bit is 0 (lock bit enabled), an erasure command is not accepted for the specified block.

Figures 7.14 and 7.15 show the flowcharts when the erase-suspend function is not used and when used, respectively.

When the erase-suspend function is being employed and erasure is resumed immediately after a period in erase-suspend mode, instruction fetching with normal incrimination of the program counter will not be possible. To avoid this problem, add two NOP instructions immediately after the instruction that writes FMSPRE = 0. Furthermore, do not use the DTC when erasure has been suspended in EW1 mode and the reprogramming control program has been allocated to RAM.

In EW1 mode, do not execute this command for the block in which the reprogramming-control program is located.

The FMRDY bit in FLMSTR changes to 0 when erasure is started, and changes to 1 when completed.






Figure 7.14 Flowchart When Erase-Suspend Function is Not Used






Figure 7.15 Flowchart When Erase-Suspend Function is Used



#### (3) Programming

A program command is used to program data in the flash memory in 4-byte units.

Command or data size can be set depending on the FMWUS bit in FLMCR1. Setting the FMWUS bit to 0 enables using byte instructions. When H'41 is written in the first command cycle and data is written to the programming address in the second through fifth command cycles, programming and verifying are automatically started\*.

Setting the FMWUS bit to 1 enables using word instructions. When H'4141 is written in the first command cycle and data is written to the programming address in the second and third command cycles, programming and verifying are started\*.

Completion of programming is indicated by the FMRDY bit in FLMSTR. The FMRDY bit is read as 0 during programming, and read as 1 after programming completion.

After programming completion, the programming result can be checked by reading the FMPRSF bit in FLMSTR. (See the description in (9) below, Full Status Checking.)

Figure 7.16 shows the programming flowchart.

Do not additionally program the already-programmed addresses.

Note that if the lock bit is 0 (locked) in the specified block and the FMLBD bit is 0 (lock bit enabled), a programming command is not accepted for the specified block.

In EW1 mode, do not execute this command for the block in which the reprogramming-control program is located.

The FMRDY bit in FLMSTR changes to 0 when programming is started, and changes to 1 when completed.

Note: \* The lower two bits of the programming addresses are ignored.






Figure 7.16 Programming Flowchart



#### (4) Blank Checking

When H'25 is written in the first command cycle and H'D0 is written to any address in the block in the second command cycle, blank checking of the specified block is started.

Completion of blank checking is indicated by the FMRDY bit in FLMSTR. The FMRDY bit is read as 0 during blank checking, and read as 1 after blank checking completion.

After blank checking completion, the blank checking result can be checked by reading the FMEBSF bit in FLMSTR. (See the description in (9) below, Full Status Checking.)

Figure 7.17 shows the blank checking flowchart.

The FMRDY bit in FLMSTR changes to 0 when blank checking is started, and changes to 1 when completed.




Figure 7.17 Blank Checking Flowchart



## (5) Lock-Bit Programming

When H'77 is written in the first command cycle and H'D0 is written to any address in the block in the second command cycle, lock-bit programming of the specified block is started.

Completion of lock-bit programming is indicated by the FMRDY bit in FLMSTR. The FMRDY bit is read as 0 during lock-bit programming, and read as 1 after lock-bit programming completion.

After lock-bit programming completion, the lock-bit programming result can be checked by reading the FMPRSF bit in FLMSTR. (See the description in (9) below, Full Status Checking.)

Figure 7.18 shows the lock-bit programming flowchart.

The FMRDY bit in FLMSTR changes to 0 when lock-bit programming is started, and changes to 1 when completed.




Figure 7.18 Lock-Bit Programming Flowchart

#### (6) Read-Array Command

A read-array command is to cause a transition to a mode in which data can be read from flash memory.

When H'FF is written in the first command cycle, a transition to read array mode is caused. When the specified addresses are read out in the subsequent command cycles, data is read from the specified addresses.

Since read-array mode is retained until any other command is written, multiple addresses can be read successively.

### (7) Lock-Bit Reading Command

A lock-bit reading command is to cause a transition to a mode in which the lock bit in flash memory can be read.

When H'71 is written in the first command cycle and H'D0 is written to any address in the block in the second command cycle, lock-bit reading of the specified block is started.

After transition to lock-bit read mode, reading the specified block address BA returns the lock-bit value in the bit 14 value to be read. Do not execute a lock-bit read command in the ROM.

#### (8) Status Clearing Command

A clear-status command is used to clear the status flag to 0.

When H'50 is written in the first command cycle, the FMPRSF and FMEBSF bits in FLMSTR are cleared to 0.

### (9) Full Status Checking

When any command (other than the read-array command, lock bit reading command and clearstatus command) is issued, full-status checking is performed to confirm whether or not there was an error.

When an error occurs, the FMPRSF and FMEBSF bits in FLMSTR are set to 1, indicating the occurrence of the relevant errors.

Table 7.11 shows the bit values in FLMSTR and the corresponding errors. Figure 7.19 shows the full status checking flowchart and procedures of handling each error.



# Table 7.11 Bit Values in FLMSTR and Corresponding Errors

| FMEBSF | FMPRSF | Error                      | Error Generation Conditions   |
|--------|--------|----------------------------|---|
| 0      | 0      | Successful end             |   |
| 0      | 1      | Programming error          | The programming command is executed and results in unsuccessful programming.  |
|        |        | Lock-bit programming error | The lock-bit programming<br>command is executed and<br>results in unsuccessful<br>programming.  |
| 1      | 0      | Erasure error              | The erasure command is<br>executed and results in<br>unsuccessful erasure.  |
|        |        | Blank checking error       | The blank checking command<br>is executed and it is detected<br>that the specified block is not<br>blank.   |
| 1      | 1      | Command sequence error     | <ul> <li>A command is not written correctly.</li> <li>A data value other than H'D0 and H'FF is written in the last cycle of the command that consists of two command cycles.</li> <li>The erasure command is input in erase-suspend mode.</li> <li>The programming command is input for the suspended block in erase-suspend mode.</li> </ul> |

#### Bit Values in FLMSTR






Figure 7.19 Full Status Checking Flowchart and Procedures of Handling Errors

RENESAS

# (10) Example of Issuing Commands

Figures 7.20 and 7.21 show examples of issuing programming commands and erasure commands, respectively. Figure 7.22 shows examples of issuing read-array commands.




Figure 7.20 Examples of Issuing Programming Commands

RENESAS




Figure 7.21 Examples of Issuing Erasure Commands



|     | [Read-Array Settir<br>Address = Prograr                 |                       | @MOV.W                        | ning Example]<br>#H'FFFF, R0<br>R0, @H'00000000 | ; Read-array command<br>; First command |
|-----|---|-----------------------|-------------------------------|---|---|
|     | H   | Issuing of first com  | mand                          | Reading can proce                               | eed.                                    |
|     | Address bus   | H'000000              | X                             |   |   |
|     | Data bus  | H'FFFF                | X                             | /   |   |
|     |   | 、                     | / \                           |   |   |
| ● l |   | instructions to issue | -                             |   | /US = 0)                                |
| • ر | Jsing byte-length<br>[Read-Array Set<br>Address = Progr | ting]                 | -                             | ning Example]<br>#H'FF, R0L                     | ; Read-array command                    |
| • ( | [Read-Array Set   | ting]                 | [Programr<br>@MOV.B<br>@MOV.B | ning Example]<br>#H'FF, R0L                     | ; Read-array command<br>; First command |
| • ( | [Read-Array Set   | ting]<br>ram-ROM area | [Programr<br>@MOV.B<br>@MOV.B | ning Example]<br>#H'FF, R0L<br>R0L,@H'00000000  | ; Read-array command<br>; First command |

Figure 7.22 Examples of Issuing Read-Array Commands



# 7.7 Protection

Three modes are available to protect the flash memory against reading, programming, and erasing: software protection, lock-bit protection, and protection to restrict access in programmer mode and boot mode.

### 7.7.1 Software Protection

Software commands can be disabled by clearing the FMCMDEN bit in the flash memory control register (FLMCR1) through software. In this state, no software commands are executed even if input.

Data flash areas can be protected in block units by using the flash memory data flash protect register (DFPR). Setting bits DFPR1 and DFPR0 in DFPR to 1 places all the data flash areas in protect mode.

## 7.7.2 Lock-Bit Protection

The programming/erasure commands can be disabled by programming the lock bits using the lock-bit programming command. In this state, the erasure/programming commands are not executed even if input. This prevents flash memory from being erroneously erased or programmed due to CPU runaway.

The protection function can be temporarily disabled by setting the FMLBD bit in FLMCR1 to 1. To clear the lock bit, erase the specified block. Note that lock bits are unavailable in data flash areas.



### 7.7.3 PROM Programmer Protection/Boot Mode Protection

PROM programmer protection/boot mode protection is enabled by writing the specified data to the user ROM area shown in the table 7.12.

The protection function can be disabled by using a PROM programmer or on-board programmer to delete the entire user ROM area.

Table 7.13 shows the specifications for PROM programmer protection and table 7.14 shows the specifications of protection in boot mode.

| <b>Table 7.12</b> | Address Range of the Protection Code in User ROM |
|-------------------|--|
|-------------------|--|

|                    | H'000004     | H'000005  | H'000006    | H'000007    | H'000010 | H'000011 | H'000012 | H'000013 |
|--------------------|--------------|-----------|-------------|-------------|----------|----------|----------|----------|
| PROM<br>programmer | Control code | Not used  |             |             |          |          |          |          |
| Boot mode          |              | Authentic | ation ID co | de (56 bits | s)       |          |          |          |

#### Table 7.13 Specifications for PROM Programmer Protection

| Control code*    | Protection State                        | Operation to be Carried Out  |
|------------------|---|--|
| H'FF             | PROM programmer protection is disabled. | Possible operations; reading/programming/<br>erasing by PROM programmer.                             |
| Other than above | PROM programmer protection is enabled.  | Possible operations; programming/erasing by<br>PROM programmer.<br>However, reading is not possible. |

Note: \* Used together with control code for boot mode protection.



| Control code*    | Protection State                             | Operation in Serial Connection  |
|------------------|--|---|
| Other than above | Protection is disabled.                      | Entire blocks are deleted.  |
| H'45             | ID authentication protection 1* <sup>2</sup> | Possible for reading/programming/erasing if<br>the ID was authenticated.<br>If the ID was not authenticated, entire blocks<br>are deleted.  |
| H'52             | ID authentication protection 2               | Possible for reading/programming/erasing if<br>the ID was authenticated.<br>If the ID was not authenticated, authentication<br>is performed again.  |
|                  | ID authentication protection 2+*3            | If control code is H'52 and the special code<br>(H'50, H'72, H'6F, H'74, H'65, H'63 and H'74)<br>is written to the authentication ID bytes,<br>processing for serial connections will not be<br>accepted. |

#### Table 7.14 Specifications for Boot Mode Protection

Note: 1. Used together with the control code for the PROM programmer.

2. Re-authentication can be performed up to 3 times in case of error in the ID code.

3. Once this setting has been made, serial connections are not accepted unless a PROM programmer is used to delete the setting.

# 7.8 Programmer Mode

In programmer mode, flash memory areas can be programmed/erased using a PROM programmer via a socket adapter, just as a discrete flash memory can be. Use the PROM programmer that supports the Renesas Technology microcomputer device type with the on-chip 128-kbyte flash memory.



# 7.9 Usage Notes

#### (1) **Prohibited Instruction**

In EW0 mode, the following instruction cannot be used because it refers to the data in the flash memory area.

• TRAP

#### (2) Interrupts

Table 7.15 shows interrupt handling in CPU reprogramming mode.

#### Table 7.15 Interrupt Handling in CPU Reprogramming Mode

| Mode | State                                  | When Interrupt Request is<br>Received  | When Watchdog Timer Reset,<br>LVD Reset, Software Reset, or<br>Pin Reset, Interrupt Request is<br>Generated  |
|------|--|--|--|
| EW0  | During erasure command                 | Interrupts can be handled if   | Immediately after a reset is   |
|      | During programming command             | in the RAM. For details, see<br>- section 4.2.7, Interrupt<br>vector offset register<br>(VOER) | generated, a software command<br>is forcibly terminated, and flash<br>memory and LSI are reset.  |
|      | During lock-bit<br>programming command |  | Because of the forced<br>termination, it might be  |
|      | During blank checking<br>command       | _  | impossible to read correct values<br>from the block or address for<br>which the software command<br>has been executed; execute<br>erasure again after restarting and<br>confirm that erasure is completed<br>successfully. |
|      |  |  | The watchdog timer does not<br>stop even during command<br>execution; initialize the timer<br>periodically.  |



When Watchdog Timer Peset

| Mode | State  | When Interrupt Request is Received  | When Watchdog Timer Reset,<br>LVD Reset, Software Reset, or<br>Pin Reset, Interrupt Request is<br>Generated   |  |
|------|--|---|---|--|
| EW1  | During erasure command<br>(erase-suspend function<br>not used) | Erasure is given priority,<br>keeping the interrupt<br>request waiting. When<br>erasure is completed,<br>execution of the interrupt   | Immediately after a reset is<br>generated, a software command<br>is forcibly terminated, and flash<br>memory and LSI are reset.   |  |
|      |  | processing is started.  | Because of the forced<br>termination, it might be   |  |
|      | During erasure command<br>(erase-suspend function<br>used)     | After the transition time to<br>erase-suspend mode,<br>erasure is suspended<br>starting execution of the<br>interrupt processing. When<br>the interrupt processing is<br>completed, setting the<br>FMSPREQ bit in FLMCR2<br>to 0 resumes erasure. | impossible to read correct values<br>from the block or address for<br>which the software command<br>has been executed; execute<br>erasure again after restarting and<br>confirm that erasure is completed<br>successfully.<br>Since the watchdog timer does<br>not stop even during command |  |
|      | During programming<br>command                                  | A software command is given priority, keeping the   | execution, set the overflow time<br>of the watchdog timer longer  |  |
|      | During lock-bit programming command                            | <ul> <li>interrupt request waiting.</li> <li>When the software</li> <li>command is completed,</li> </ul>  | than the erasure/programming execution time.  |  |
|      | During blank checking<br>command                               | execution of the interrupt processing is started.   |   |  |

#### (3) Method of Access

When writing values to the protected bits indicated below, start by writing 0 to the bit and then write 1 to it or by writing 1 to the bit and then write 0 to it. Do not allow the generation of any interrupt or any access to other I/O registers between the two operations. For writing, always use the MOV instruction.

#### (a) Bits that are set to 1 by writing 0 and then 1 consecutively

- FLMCR1: FMLBD and FMCMDEN bits
- FLMCR2: FMISPE and FMSPEN bits
- (b) Bits that are cleared to 0 by writing 1 and then 0 consecutively
- DFPR: DFPR1 and DFPR0 bits



The example below is of code for use when the FMCMDEN and FMLBD bits in FLMCR1 are to be changed from 0 to 1.

| MOV.B | @FLMCR1,R0L | :FLMCR1=H'04 | R0L=H'04 | ROH=H'xx |
|-------|-------------|--------------|----------|----------|
| MOV.B | @FLMCR1,R0H | :FLMCR1=H'04 | R0L=H'04 | R0H=H'04 |
| BSET  | #0,R0H      | :FLMCR1=H'04 | R0L=H'04 | R0H=H'05 |
| BSET  | #3,R0H      | :FLMCR1=H'04 | ROL=H'04 | ROH=H'OD |
| MOV.B | ROL,@FLMCR1 | :FLMCR1=H'04 | ROL=H'04 | ROH=H'OD |
| MOV.B | ROH,@FLMCR1 | :FLMCR1=H'0D | R0L=H'04 | ROH=H'OD |

#### (4) Reprogramming User ROM Area

When it is necessary to reprogram the block containing the reprogramming-control program, use boot mode. This is because if the power supply voltage drops in EW0 mode while the block containing the reprogramming-control program is being reprogrammed, the reprogrammingcontrol program cannot be correctly reprogrammed, and this might disable further reprogramming of the flash memory. Only proceed with overwriting of the programming-control program after securing ample stabilization time for the power supply.

#### (5) Program

Do not program the already-programmed addresses.

#### (6) LSI Mode Transition

During software command execution, do not cause a transition to standby mode or sleep mode.

#### (7) Reset during Execution of Software Command in Flash Memory

Do not apply a pin reset, LVD reset, or watchdog timer reset during execution of the programming, lock-bit programming, blank-checking, and erasure commands. If applied, the currently executed command is forcibly terminated. In this case, execute the erasure command of the specified block again and confirm that erasure is completed successfully.



# Section 8 RAM

The H8S/20103, H8S/20203, and H8S/20223 Group LSIs have an on-chip high-speed static RAM. The RAM is connected to the CPU via a 16-bit data bus, enabling the CPU to access both byte data and word data in one state.

| Produc               | t Classificatio | n         | RAM Size | RAM Address          |  |  |
|----------------------|-----------------|-----------|----------|----------------------|--|--|
| Flash memory version | 64 pins         | H8S/20103 | 8 kbytes | H'FFDF80 to H'FFFF7F |  |  |
|                      |                 | H8S/20102 | 8 kbytes | H'FFDF80 to H'FFFF7F |  |  |
|                      | 80 pins         | H8S/20223 | 8 kbytes | H'FFDF80 to H'FFFF7F |  |  |
|                      |                 | H8S/20222 | 8 kbytes | H'FFDF80 to H'FFFF7F |  |  |
|                      |                 | H8S/20203 | 8 kbytes | H'FFDF80 to H'FFFF7F |  |  |
|                      |                 | H8S/20202 | 8 kbytes | H'FFDF80 to H'FFFF7F |  |  |





# Section 9 Peripheral I/O Mapping Controller

The peripheral function mapping controller (PMC) is composed of registers that are used to select the functions of multiplexed pins. The multiplexed pins are divided into two groups: group 1 and group 2. Group 1 consists of ports 1 to 3, 5, and 6, and group 2 consists of ports 8, 9\*, and A. Tables 9.1 and 9.2 list the functions of the multiplexed pins in each group.

Note: Port 9 is not available on the H8S/20103 group.

| Group 1       | Pin<br>Name | Function 1 | Function 2             | Function 3             | Function 4              | Function 5             | Function 6            |
|---------------|-------------|------------|------------------------|------------------------|-------------------------|------------------------|-----------------------|
| Port 1        | Pm7         | IRQ7 input | TXD_2 output           | TXD_3 output           |                         | FTIOD1                 | ADTRG2                |
| Port 2        |             |            |                        |                        | input/output            | input/output           | input                 |
| Port 3        | Pm6         | IRQ6 input | RXD_2 input            | RXD_3 input            | SDA/SCS<br>input/output | FTIOC1<br>input/output | ADTRG1<br>input       |
| Port 5        |             |            |                        |                        |                         |                        |                       |
| Port 6        | Pm5         | IRQ5 input | SCK3_2<br>input/output | SCK3_3<br>input/output | SSCK<br>input/output    | FTIOB1<br>input/output | TRDOI_1<br>input      |
|               | Pm4         | IRQ4 input | TRDOI_0<br>input       | FTCI input*            | SSO<br>input/output     | FTIOA1<br>input/output | TRAIO<br>input/output |
|               | Pm3         | IRQ3 input | TRCOI input*           | FTIOD<br>input/output* | TGIOB<br>input/output   | FTIOD0<br>input/output | TRAO output           |
|               | Pm2         | IRQ2 input | TXD output             | FTIOC<br>input/output* | TGIOA<br>input/output   | FTIOC0<br>input/output | TRBO output           |
|               | Pm1         | IRQ1 input | RXD input              | FTIOB<br>input/output* | TCLKB input             | FTIOB0<br>input/output | TRGB input            |
|               | Pm0         | IRQ0 input | SCK3<br>input/output   | FTIOA<br>input/output* | TCLKA input             | FTIOA0<br>input/output | TREO output           |
| Initially map |             | Port 1     | Port 2                 | Port 3                 | Port 5                  | Port 6                 | None                  |

#### Table 9.1Multiplexed Pin Functions (Ports 1, 2, 3, 5, and 6)

 $[Legend] \quad m=1,\,2,\,3,\,5 \ and \ 6$ 

Note: The timer RC is not available on the H8S/20203 and H8S/20223 groups; therefore, the function cannot be selected for these groups.



#### Table 9.2Multiplexed Pin Functions (Ports 8, 9, and A)

|                      | Pin                |            |            |                      |                       |                          |                        |
|----------------------|--------------------|------------|------------|----------------------|-----------------------|--------------------------|------------------------|
| Group 2              | Name               | Function 1 | Function 2 | Function 3           | Function 4            | Function 5* <sup>2</sup> | Function 6             |
| Port 8               | Pm7                | IRQ7 input | _          | TXD output           | TREO                  | FTIOD3                   | TXD_3                  |
| Port 9               |                    |            |            |                      | output                | input/output             | output                 |
| Port A* <sup>1</sup> | Pm6                | IRQ6 input | _          | RXD input            | TRBO<br>output        | FTIOC3<br>input/output   | RXD_3<br>input         |
|                      | Pm5                | IRQ5 input | _          | SCK3<br>input/output | TRAIO<br>input/output | FTIOB3<br>input/output   | SCK3_3<br>input/output |
|                      | Pm4                | IRQ4 input | _          | _                    | TRGB input            | FTIOA3<br>input/output   | _                      |
|                      | Pm3                | IRQ3 input | —          | —                    | TRAO output           | FTIOD2<br>input/output   | _                      |
|                      | Pm2                | IRQ2 input | _          | _                    | _                     | FTIOC2<br>input/output   | _                      |
|                      | Pm1                | IRQ1 input | —          | —                    | —                     | FTIOB2<br>input/output   | _                      |
|                      | Pm0                | IRQ0 input | _          | _                    | _                     | FTIOA2<br>input/output   | _                      |
| Initially map        | apped              | None       | None       | None                 | Port 8                | Port 9                   | None                   |
| [Legend]             | n = 8, 9<br>—: Res |            |            |                      |                       |                          |                        |

Note: 1. Port A is multiplexed with A/D converter analog input in the H8S/20223 group. Therefore, the multiplexed functions cannot be selected for the port. The PA3 to PA0 pins are multiplexed with A/D converter analog input in the H8S/20203 group. Therefore, the multiplexed functions cannot be selected for the port pins.

2. Function 5 cannot be selected for the H8S/20103 group.

# 9.1 Register Descriptions


- Peripheral function mapping register write-protect register (PMCWPR)
- Port 1 peripheral function mapping register 1 (PMCR11)
- Port 1 peripheral function mapping register 2 (PMCR12)
- Port 1 peripheral function mapping register 3 (PMCR13)
- Port 1 peripheral function mapping register 4 (PMCR14)
- Port 2 peripheral function mapping register 1 (PMCR21)
- Port 2 peripheral function mapping register 2 (PMCR22)
- Port 2 peripheral function mapping register 3 (PMCR23)
- Port 2 peripheral function mapping register 4 (PMCR24)
- Port 3 peripheral function mapping register 1 (PMCR31)
- Port 3 peripheral function mapping register 2 (PMCR32)
- Port 3 peripheral function mapping register 3 (PMCR33)
- Port 3 peripheral function mapping register 4 (PMCR34)
- Port 5 peripheral function mapping register 1 (PMCR51)
- Port 5 peripheral function mapping register 2 (PMCR52)
- Port 5 peripheral function mapping register 3 (PMCR53)
- Port 5 peripheral function mapping register 4 (PMCR54)
- Port 6 peripheral function mapping register 1 (PMCR61)
- Port 6 peripheral function mapping register 2 (PMCR62)
- Port 6 peripheral function mapping register 3 (PMCR63)
- Port 6 peripheral function mapping register 4 (PMCR64)
- Port 8 peripheral function mapping register 3 (PMCR83)
- Port 8 peripheral function mapping register 4 (PMCR84)
- Port 9 peripheral function mapping register 1 (PMCR91)\*<sup>1</sup>
- Port 9 peripheral function mapping register 2 (PMCR92)\*<sup>1</sup>
- Port 9 peripheral function mapping register 3 (PMCR93)\*<sup>1</sup>
- Port 9 peripheral function mapping register 4 (PMCR94)\*<sup>1</sup>
- Port A peripheral function mapping register 3 (PMCRA3)\*<sup>2</sup>
- Port A peripheral function mapping register 4 (PMCRA4)\*<sup>2</sup>

Notes: 1. PMCR91 to PMCR94 are not available on the H8S/20103 group.

2. PMCRA3 and PMCRA4 are not available on the H8S/20223 group.

RENESAS

#### 9.1.1 Peripheral Function Mapping Register Write-Protect Register (PMCWPR)



Note: A MOV instruction should be used to rewrite this register.

• B0WI bit (Bit 6 write protect)

Only when the write value to this bit is 0, PMCRWE (bit 6 in this register) can be modified. This bit is always read as 1.

# 9.1.2 Port Group 1 Peripheral Function Mapping Registers 1 to 4 (PMCRn1 to PMCRn4 (n = 1, 2, 3, 5, and 6))

(1) Port 1

### (a) Port 1 Peripheral Function Mapping Register 1 (PMCR11)

Address: H'FF0040

| Bit:               | b7 | b6 | b5         | b4 | b3 | b2 | b1         | b0 |
|--------------------|----|----|------------|----|----|----|------------|----|
|                    | _  |    | P11MD[2:0] |    | _  |    | P10MD[2:0] |    |
| Value after reset: | 0  | 0  | 0          | 1  | 0  | 0  | 0          | 1  |

| Bit    | Symbol       | Bit Name       | Description   | R/W        |
|--------|--------------|----------------|---|------------|
| 7      | _            | Reserved       | This bit is always read as 0. The write value should always be 0. | _          |
| 6 to 4 | P11MD[2:0]   | P11 function   | 000: Setting prohibited   | R/W        |
|        |              | select         | 001: IRQ1 input (initial value)                                   |            |
|        |              |                | 010: RXD input (SCI3_1)   |            |
|        |              |                | 011: FTIOB input/output (timer RC)* <sup>2</sup>                  |            |
|        |              |                | 100: TCLKB input (timer RG)                                       |            |
|        |              |                | 101: FTIOB0 input/output (timer RD_0)                             |            |
|        |              |                | 110: TRGB input (timer RB)  |            |
|        |              |                | 111: Setting prohibited   |            |
| 3      | _            | Reserved       | This bit is always read as 0. The write value should always be 0. | —          |
| 2 to 0 | P10MD[2:0]   | P10 function   | 000: Setting prohibited   | R/W        |
|        |              | select*1       | 001: IRQ0 input (initial value)                                   |            |
|        |              |                | 010: SCK3 input/output (SCI3_1)                                   |            |
|        |              |                | 011: FTIOA input/output (timer RC)* <sup>2</sup>                  |            |
|        |              |                | 100: TCLKA input (timer RG)                                       |            |
|        |              |                | 101: FTIOA0 input/output (timer RD_0)                             |            |
|        |              |                | 110: TREO output (timer RE)                                       |            |
|        |              |                | 111: Setting prohibited   |            |
| Notes: | 1. For the H | 8S/20103 group | o, P10 is not provided and P10MD[2:0] are reserved. T             | he initial |

value is B'001. The write value should be B'001.

2. This function cannot be selected for the H8S/20203 and H8S/20223 groups.

RENESAS

# (b) Port 1 Peripheral Function Mapping Register 2 (PMCR12)

| A          | ddress:                | H'FF0041 |         |        |   |              |              |             |             |     |
|------------|------------------------|----------|---------|--------|---|--------------|--------------|-------------|-------------|-----|
|            | Bit:                   | b7       | k       | 6      | b5  | b4           | b3           | b2          | b1          | b0  |
|            |                        | _        |         | F      | 213MD[2:0]  |              | _            |             | P12MD[2:0]  |     |
| Value afte | Value after reset: 0 0 |          | 0       | 0      | 1   | 0            | 0            | 0           | 1           |     |
| Bit        | Symb                   | bol      | Bit Nar | ne     | Description   |              |              |             | R/W         |     |
| 7          | _                      |          | Reserve | ed     | This bit is always read as 0. The write value should always be 0.         |              |              |             |             | _   |
| 6 to 4     | P13N                   | ID[2:0]  | P13 fur | oction | 000: Se   | tting prohib | oited        |             |             | R/W |
|            |                        |          | select  |        | 001: IRQ3 input (initial value)   |              |              |             |             |     |
|            |                        |          |         |        | 010: TRCOI input (timer RC)*  |              |              |             |             |     |
|            |                        |          |         |        | 011: FTIOD input/output (timer RC)*<br>100: TGIOB input/output (timer RG) |              |              |             |             |     |
|            |                        |          |         |        |   |              |              |             |             |     |
|            |                        |          |         |        | 101: FT   | IOD0 input   | /output (tim | ner RD_0)   |             |     |
|            |                        |          |         |        | 110: TF   | AO output    | (timer RA)   |             |             |     |
|            |                        |          |         |        | 111: Se   | tting prohib | oited        |             |             |     |
| 3          | —                      |          | Reserve | ed     | This bit<br>always  |              | ead as 0. T  | he write va | alue should | _   |
| 2 to 0     | P12M                   | ID[2:0]  | P12 fur | oction | 000: Se   | tting prohib | oited        |             |             | R/W |
|            |                        |          | select  |        | 001: IR   | Q2 input (in | itial value) |             |             |     |
|            |                        |          |         |        | 010: TXD output (SCI3_1)  |              |              |             |             |     |
|            |                        |          |         |        | 011: FTIOC input/output (timer RC)*                                       |              |              |             |             |     |
|            |                        |          |         |        | 100: TGIOA input/output (timer RG)  |              |              |             |             |     |
|            |                        |          |         |        | 101: FTIOC0 input/output (timer RD_0)                                     |              |              |             |             |     |
|            |                        |          |         |        | 110: TF   | BO output    | (timer RB)   |             |             |     |
|            |                        |          |         |        | 111: Se   | tting prohib | oited        |             |             |     |

Note: \* This function cannot be selected for the H8S/20203 and H8S/20223 groups.

#### (c) Port 1 Peripheral Function Mapping Register 3 (PMCR13)

| Ac         | dress:                                  | H'FF0042 |               |                      |   |                         |                   |             |             |  |  |
|------------|---|----------|---------------|----------------------|---|-------------------------|-------------------|-------------|-------------|--|--|
|            | Bit:                                    | b7       | b6            | b5                   | b4  | b3                      | b2                | b1          | b0          |  |  |
|            |   | _        |               | P15MD[2:0]           |   | _                       |                   | P14MD[2:0]  |             |  |  |
| Value afte | er reset:                               | 0        | 0             | 0                    | 1   | 0                       | 0                 | 0           | 1           |  |  |
| Bit        | Sym                                     | bol      | Bit Name      | Descrip              | tion  |                         |                   |             | R/W         |  |  |
| 7          | —                                       |          | Reserved      |                      | This bit is always read as 0. The write value should always be 0. |                         |                   |             |             |  |  |
| 6 to 4     | 6 to 4 P15MD[2:0] P15 functio<br>select |          | P15 function  | 000: Set             | ting prohibi  | ted                     |                   |             | R/W         |  |  |
|            |   |          | select        | 001: IRC             | 5 input (ini  | tial value)             |                   |             |             |  |  |
|            |   |          |               | 010: SCI             | <3_2 input/   | output (SC              | 13_2)             |             |             |  |  |
|            |   |          |               | 011: SCI             | 011: SCK3_3 input/output (SCI3_3)                                 |                         |                   |             |             |  |  |
|            |   |          |               | 100: SS              | 100: SSCK input/output* <sup>4</sup> (SSU)                        |                         |                   |             |             |  |  |
|            |   |          |               | 101: FTI             | OB1 input/o   | output (time            | er RD_0)          |             |             |  |  |
|            |   |          |               | 110: TRI             | DOI_1 inpu  | t (timer RD             | _1)* <sup>2</sup> |             |             |  |  |
|            |   |          |               | 111: Set             | ting prohibi  | ted                     |                   |             |             |  |  |
| 3          | _                                       |          | Reserved      | This bit is always b | s always re<br>e 0.   | ad as 0. Th             | ne write va       | lue should  |             |  |  |
| 2 to 0     | P14N                                    | /ID[2:0] | P14 function  | 000: Set             | ting prohibi  | ted                     |                   |             | R/W         |  |  |
|            |   |          | select*1      | 001: IRC             |   |                         |                   |             |             |  |  |
|            |   |          |               | 010: TRI             | DOI_0 inpu  | t (timer RD             | _0)               |             |             |  |  |
|            |   |          |               | 011: FTC             | CI input (tim   | er RC)*³                |                   |             |             |  |  |
|            |   |          |               | 100: SS              | ) input/out   | out* <sup>4</sup> (SSU) | )                 |             |             |  |  |
|            |   |          |               | 101: FTI             | OA1 input/o   | output (time            | er RD_0)          |             |             |  |  |
|            |   |          |               | 110: TR/             | AIO input/o   | utput (time             | r RA)             |             |             |  |  |
|            |   |          |               | 111: Set             | ting prohibi  | ted                     |                   |             |             |  |  |
| Notes:     |   |          | 3S/20103 grou |                      |   |                         | MD[2:0] ar        | e reserved. | The initial |  |  |

value is B'001. The write value should be B'001.

- 2. This function cannot be selected for the H8S/20103 group.
- 3. This function cannot be selected for the H8S/20203 and H8S/20223 groups.
- 4. If the SSCK output pin or the SSO output pin is set, the NMOS open-drain output cannot be selected.



#### (d) Port 1 Peripheral Function Mapping Register 4 (PMCR14)

| A          | ddress: H | l'FF0043 |          |                          |  |                         |                         |             |     |  |  |
|------------|-----------|----------|----------|--------------------------|--|-------------------------|-------------------------|-------------|-----|--|--|
|            | Bit:      | b7       | be       | 6 b5                     | b4   | b3                      | b2                      | b1          | b0  |  |  |
|            | [         | _        |          | P17MD[2:0]               |  | _                       |                         | P16MD[2:0]  |     |  |  |
| Value afte | er reset: | 0        | 0        | 0                        | 1  | 0                       | 0                       | 0           | 1   |  |  |
| Bit        | Symb      | ol       | Bit Nam  | e Descrip                | tion   |                         |                         |             | R/W |  |  |
| 7          |           |          | Reserve  |                          | This bit is always read as 0. The write value should<br>always be 0. |                         |                         |             |     |  |  |
| 6 to 4     | P17M      | D[2:0]   | P17 fund | tion 000: Set            | ting prohib  | ited                    |                         |             | R/W |  |  |
|            |           |          | select   | 001: IRC                 | 27 input (in   | itial value)            |                         |             |     |  |  |
|            |           |          |          | 010: TX                  | 010: TXD_2 output (SCI3_2)   |                         |                         |             |     |  |  |
|            |           |          |          | 011: TX                  | 011: TXD_3 output (SCI3_3)   |                         |                         |             |     |  |  |
|            |           |          |          | 100: SS                  | 100: SSI/SCL input/output*1 (SSU/IIC2)                               |                         |                         |             |     |  |  |
|            |           |          |          | 101: FTI                 | OD1 input  | output (tim             | ner RD_0)               |             |     |  |  |
|            |           |          |          | 110: AD                  | TRG2 inpu  | it (AD_2)               |                         |             |     |  |  |
|            |           |          |          | 111: Set                 | ting prohib  | ited                    |                         |             |     |  |  |
| 3          | _         |          | Reserve  | d This bit i<br>always b | •  | ead as 0. T             | he write va             | alue should | _   |  |  |
| 2 to 0     | P16M      | D[2:0]   | P16 fund | tion 000: Set            | ting prohib  | ited                    |                         |             | R/W |  |  |
|            |           |          | select   | 001: IRC                 | 001: IRQ6 input (initial value)                                      |                         |                         |             |     |  |  |
|            |           |          |          | 010: RX                  | D_2 input  | (SCI3_2)                |                         |             |     |  |  |
|            |           |          |          | 011: RX                  | D_3 input  | (SCI3_3)                |                         |             |     |  |  |
|            |           |          |          | 100: SC                  | S/SDA inp  | ut/output* <sup>1</sup> | * <sup>2</sup> (SSU/IIC | 22)         |     |  |  |
|            |           |          |          | 101: FTI                 | OC1 input  | /output (tim            | ner RD_0)               |             |     |  |  |
|            |           |          |          | 110: AD                  | TRG1 inpu  | it (AD_1)               |                         |             |     |  |  |
|            |           |          |          | 111: Set                 | ting prohib  | ited                    |                         |             |     |  |  |

 When the IICS/SSU is used as the IIC2 function, the SCL and SDA functions should be allocated to the P56 and P57 pins because SCL and SDA require buffers dedicated for IIC input/output. When the ICSU is used for the SSU function except \*<sup>2</sup>, there is no restriction.

2. If the SCS output pin of the SSU is set, the NMOS open-drain output cannot be selected.

#### (2) Port 2

#### (a) Port 2 Peripheral Function Mapping Register 1 (PMCR21)

Address: H'FF0044

| Bit:               | b7 | b6 | b5         | b4 | b3 | b2 | b1         | b0 |
|--------------------|----|----|------------|----|----|----|------------|----|
|                    | _  |    | P21MD[2:0] |    | -  |    | P20MD[2:0] |    |
| Value after reset: | 0  | 0  | 1          | 0  | 0  | 0  | 1          | 0  |

| Bit    | Symbol     | Bit Name     | Description   | R/W |
|--------|------------|--------------|---|-----|
| 7      | _          | Reserved     | This bit is always read as 0. The write value should always be 0. |     |
| 6 to 4 | P21MD[2:0] |              | 000: Setting prohibited   | R/W |
|        |            | select       | 001: IRQ1 input   |     |
|        |            |              | 010: RXD input (SCI3_1) (initial value)                           |     |
|        |            |              | 011: FTIOB input/output (timer RC)*                               |     |
|        |            |              | 100: TCLKB input (timer RG)                                       |     |
|        |            |              | 101: FTIOB0 input/output (timer RD_0)                             |     |
|        |            |              | 110: TRGB input (timer RB)  |     |
|        |            |              | 111: Setting prohibited   |     |
| 3      | _          | Reserved     | This bit is always read as 0. The write value should always be 0. | —   |
| 2 to 0 | P20MD[2:0] | P20 function | 000: Setting prohibited   | R/W |
|        |            | select       | 001: IRQ0 input   |     |
|        |            |              | 010: SCK3 input/output (SCI3_1) (initial value)                   |     |
|        |            |              | 011: FTIOA input/output (timer RC)*                               |     |
|        |            |              | 100: TCLKA input (timer RG)                                       |     |
|        |            |              | 101: FTIOA0 input/output (timer RD_0)                             |     |
|        |            |              | 110: TREO output (timer RE)                                       |     |
|        |            |              | 111: Setting prohibited   |     |

reserved and the function cannot be selected for these groups.



#### (b) Port 2 Peripheral Function Mapping Register 2 (PMCR22)

| A          | ddress:   | H'FF0043 | 1             |                                    |                              |               |                |            |     |  |  |  |
|------------|-----------|----------|---------------|------------------------------------|------------------------------|---------------|----------------|------------|-----|--|--|--|
|            | Bit:      | b7       | b6            | b5                                 | b4                           | b3            | b2             | b1         | b0  |  |  |  |
|            |           | _        |               | P23MD[2:0]                         |                              | _             |                | P22MD[2:0] |     |  |  |  |
| Value afte | er reset: | 0        | 0             | 1                                  | 0                            | 0             | 0              | 1          | 0   |  |  |  |
| Bit        | Bit Na    | ame      | Initial Value | ial Value Description              |                              |               |                |            |     |  |  |  |
| 7          |           |          | Reserved      |                                    | oit is always<br>d always be |               | . The write    | value      |     |  |  |  |
| 6 to 4     | P23M      | ID[2:0]  | P23 function  | 000: 5                             | Setting prob                 | nibited       |                |            | R/W |  |  |  |
|            |           |          | select        | 001: Ī                             | RQ3 input                    |               |                |            |     |  |  |  |
|            |           |          |               | 010: 1                             | <b>FRCOI</b> inpl            | it (timer RC  | C) (initial va | alue)      |     |  |  |  |
|            |           |          |               | 011: F                             | TIOD inpu                    | t/output (tii | mer RC)*       |            |     |  |  |  |
|            |           |          |               | 100: TGIOB input/output (timer RG) |                              |               |                |            |     |  |  |  |
|            |           |          |               | 101: F                             | TIOD0 inp                    | ut/output (   | timer RD_0     | D)         |     |  |  |  |
|            |           |          |               | 110: 1                             | FRAO outp                    | ut (timer R   | A)             |            |     |  |  |  |
|            |           |          |               | 111: 9                             | Setting prof                 | nibited       |                |            |     |  |  |  |
| 3          | _         |          | Reserved      |                                    | oit is always<br>d always be |               | . The write    | value      | _   |  |  |  |
| 2 to 0     | P22M      | ID[2:0]  | P22 function  | 000: 5                             | Setting prob                 | nibited       |                |            | R/W |  |  |  |
|            |           |          | select        | 001: Ī                             | RQ2 input                    |               |                |            |     |  |  |  |
|            |           |          |               | 010: 1                             | TXD output                   | (SCI3_1)      | (initial valu  | e)         |     |  |  |  |
|            |           |          |               | 011: F                             | TIOC inpu                    | t/output (tii | mer RC)*       |            |     |  |  |  |
|            |           |          |               | 100: 1                             | ΓGIOA inpι                   | ıt/output (ti | mer RG)        |            |     |  |  |  |
|            |           |          |               | 101: F                             | TIOC0 inp                    | ut/output (   | timer RD_0     | D)         |     |  |  |  |
|            |           |          |               | 110: 1                             | TRBO outp                    | ut (timer R   | B)             |            |     |  |  |  |
|            |           |          |               | 111: 8                             | Setting prof                 | nibited       |                |            |     |  |  |  |

Note: \* The timer RC is not available on the H8S/20203 and H8S/20223 groups. These bits are reserved and the function cannot be selected for these groups.

#### (c) Port 2 Peripheral Function Mapping Register 3 (PMCR23)

| A          | ddress:   | H'FF0046 |          |        |                         |         |                            |                |               |     |  |
|------------|-----------|----------|----------|--------|-------------------------|---------|----------------------------|----------------|---------------|-----|--|
|            | Bit:      | b7       | be       | 6 b    | 5                       | b4      | b3                         | b2             | b1            | b0  |  |
|            |           | _        |          | P25M   | D[2:0]                  |         | _                          |                |               |     |  |
| Value afte | er reset: | 0        | 0        | 1      | 1 0 0 0 1               |         |                            |                |               |     |  |
| Bit        | Symb      | ool      | Bit Nam  | e [    | )escripti               | on      |                            |                |               | R/W |  |
| 7          | —         |          | Reserve  |        | his bit is<br>hould alv | ,       | s read as 0<br>e 0.        | . The write    | value         | —   |  |
| 6 to 4     | P25N      | 1D[2:0]  | P25 fund | tion C | 00: Setti               | ng prol | nibited                    |                |               | R/W |  |
|            |           |          | select   | C      | 01: IRQ5                | 5 input |                            |                |               |     |  |
|            |           |          |          | C      | 10: SCK                 | 3_2 inp | out/output (               | SCI3_2) (i     | nitial value) |     |  |
|            |           |          |          | C      | 11: SCK                 | 3_3 inp | out/output (               | SCI3_3)        |               |     |  |
|            |           |          |          | 1      | 00: SSC                 | K input | t/output* <sup>3</sup> (\$ | SSU)           |               |     |  |
|            |           |          |          | 1      | 01: FTIC                | B1 inp  | ut/output (t               | imer RD_0      | ))            |     |  |
|            |           |          |          | 1      | 10: TRD                 | OI_1 ir | nput (timer                | RD_1)*1        |               |     |  |
|            |           |          |          | 1      | 11: Setti               | ng prol | nibited                    |                |               |     |  |
| 3          | _         |          | Reserve  |        | his bit is<br>hould alv | -       | s read as 0<br>e 0.        | . The write    | value         | —   |  |
| 2 to 0     | P24N      | 1D[2:0]  | P24 fund | tion C | 00: Setti               | ng prol | nibited                    |                |               | R/W |  |
|            |           |          | select   | C      | 01: IRQ4                | Ī input |                            |                |               |     |  |
|            |           |          |          | C      | 10: TRD                 | OI_0 ir | nput (timer                | RD_0) (ini     | tial value)   |     |  |
|            |           |          |          | C      | 11: FTC                 | input   | (timer RC)*                | * <sup>2</sup> |               |     |  |
|            |           |          |          | 1      | 00: SSO                 | input/o | output* <sup>3</sup> (S    | SU)            |               |     |  |
|            |           |          |          | 1      | 01: FTIC                | A1 inp  | ut/output (t               | imer RD_0      | ))            |     |  |
|            |           |          |          | 1      | 10: TRA                 | IO inpu | ıt/output (tii             | mer RA)        |               |     |  |
|            |           |          |          | 1      | 11: Setti               | ng prol | nibited                    |                |               |     |  |

Notes: 1. This function cannot be selected for the H8S/20103 group.

2. This function cannot be selected for the H8S/20203 and H8S/20223 groups.

3. If the SSCK output pin or the SSO output pin is set, the NMOS open-drain output cannot be selected.



#### (d) Port 2 Peripheral Function Mapping Register 4 (PMCR24)

| Ac         | ddress: H'F | F0047  |              |            |                           |                     |                          |            |     |
|------------|-------------|--------|--------------|------------|---------------------------|---------------------|--------------------------|------------|-----|
|            | Bit:        | b7     | b6           | b5         | b4                        | b3                  | b2                       | b1         | b0  |
|            |             | _      |              | P27MD[2:0] |                           | _                   |                          | P26MD[2:0] |     |
| Value afte | er reset:   | 0      | 0            | 1          | 0                         | 0                   | 0                        | 1          | 0   |
| Bit        | Symbo       | bl     | Bit Name     | Des        | cription                  |                     |                          |            | R/W |
| 7          | _           |        | Reserved     |            | bit is alwa<br>uld always | ys read as<br>be 0. | 0. The writ              | te value   | —   |
| 6 to 4     | P27MD       | D[2:0] | P27 function | 000:       | Setting pr                | ohibited            |                          |            | R/W |
|            |             |        | select       | 001:       | IRQ7 inpu                 | ıt                  |                          |            |     |
|            |             |        |              | 010:       | TXD_2 ou                  | tput (SCI3          | _2) (initial             | value)     |     |
|            |             |        |              | 011:       | : TXD_3 ou                | tput (SCI3          | _3)                      |            |     |
|            |             |        |              | 100:       | : SSI/SCL i               | nput/outpu          | t* <sup>1</sup> (SSU/II  | C2)        |     |
|            |             |        |              | 101:       | FTIOD1 ir                 | nput/output         | (timer RD                | _0)        |     |
|            |             |        |              | 110:       | ADTRG2                    | input (AD_          | 2)                       |            |     |
|            |             |        |              | 111:       | Setting pr                | ohibited            |                          |            |     |
| 3          | _           |        | Reserved     |            | bit is alwa<br>uld always | ys read as<br>be 0. | 0. The writ              | te value   | —   |
| 2 to 0     | P26MD       | D[2:0] | P26 function | 000:       | Setting pr                | ohibited            |                          |            | R/W |
|            |             |        | select       | 001:       | IRQ6 inpu                 | ıt                  |                          |            |     |
|            |             |        |              | 010:       | RXD_2 in                  | put (SCI3_          | 2) (initial v            | alue)      |     |
|            |             |        |              | 011:       | RXD_3 in                  | put (SCI3_          | 3)                       |            |     |
|            |             |        |              | 100:       | SCS/SDA                   | input/outp          | ut* <sup>1</sup> *² (SSl | J/IIC2)    |     |
|            |             |        |              | 101:       | FTIOC1 ir                 | nput/output         | (timer RD                | _0)        |     |
|            |             |        |              | 110:       | ADTRG1                    | input (AD_          | 1)                       |            |     |
|            |             |        |              | 111:       | Setting pr                | ohibited            |                          |            |     |

 When the IIC2/SSU is used as the IIC2 function, the SCL and SDA functions should be allocated to the P56 and P57 pins because SCL and SDA require buffers dedicated for IIC input/output. When the ICSU is used for the SSU function except \*<sup>2</sup>, there is no restriction.

2. If the SCS output pin of the SSU is set, the NMOS open-drain output cannot be selected.

#### (3) Port 3

#### (a) Port 3 Peripheral Function Mapping Register 1 (PMCR31)

Address: H'FF0048

| Bit:               | b7 | b6 | b5         | b4 | b3 | b2 | b1         | b0 |
|--------------------|----|----|------------|----|----|----|------------|----|
|                    | _  |    | P31MD[2:0] |    | —  |    | P32MD[2:0] |    |
| Value after reset: | 0  | 0  | 1          | 1  | 0  | 0  | 1          | 1  |

| Bit    | Symbol     | Bit Name     | Description   | R/W |
|--------|------------|--------------|---|-----|
| 7      | _          | Reserved     | This bit is always read as 0. The write value should always be 0. |     |
| 6 to 4 | P31MD[2:0] | P31 function | 000: Setting prohibited   | R/W |
|        |            | select       | 001: IRQ1 input   |     |
|        |            |              | 010: RXD input (SCI3_1)   |     |
|        |            |              | 011: FTIOB input/output (timer RC)* (initial value)               |     |
|        |            |              | 100: TCLKB input (timer RG)                                       |     |
|        |            |              | 101: FTIOB0 input/output (timer RD_0)                             |     |
|        |            |              | 110: TRGB input (timer RB)  |     |
|        |            |              | 111: Setting prohibited   |     |
| 3      | _          | Reserved     | This bit is always read as 0. The write value should always be 0. | —   |
| 2 to 0 | P30MD[2:0] | P30 function | 000: Setting prohibited   | R/W |
|        |            | select       | 001: IRQ0 input   |     |
|        |            |              | 010: SCK3 input/output (SCI3_1)                                   |     |
|        |            |              | 011: FTIOA input/output (timer RC)* (initial value)               |     |
|        |            |              | 100: TCLKA input (timer RG)                                       |     |
|        |            |              | 101: FTIOA0 input/output (timer RD_0)                             |     |
|        |            |              | 110: TREO output (timer RE)                                       |     |
|        |            |              |   |     |

selected in the initial state for these groups.



# (b) Port 3 Peripheral Function Mapping Register 2 (PMCR32)

| A          | ddress:   | H'FF0049 |              |                      |                     |              |              |            |     |
|------------|-----------|----------|--------------|----------------------|---------------------|--------------|--------------|------------|-----|
|            | Bit:      | b7       | b6           | b5                   | b4                  | b3           | b2           | b1         | b0  |
|            |           | _        |              | P33MD[2:0]           |                     | _            |              | P32MD[2:0] |     |
| Value afte | er reset: | 0        | 0            | 1                    | 1                   | 0            | 0            | 1          | 1   |
| Bit        | Syml      | lod      | Bit Name     | Descript             | ion                 |              |              |            | R/W |
| 7          | _         |          | Reserved     | This bit is always b | s always re<br>e 0. | ad as 0. Th  | he write va  | lue should | _   |
| 6 to 4     | P33N      | 1D[2:0]  | P33 function | 000: Set             | ing prohibi         | ted          |              |            | R/W |
|            |           |          | select       | 001: IRQ             | 3 input             |              |              |            |     |
|            |           |          |              | 010: TRO             | COI input (t        | imer RC)*    |              |            |     |
|            |           |          |              | 011: FTI             | OD input/or         | utput (time  | r RC)* (init | ial value) |     |
|            |           |          |              | 100: TGI             | OB input/o          | utput (time  | r RG)        |            |     |
|            |           |          |              | 101: FTI             | OD0 input/          | output (time | er RD_0)     |            |     |
|            |           |          |              | 110: TRA             | AO output (         | timer RA)    |              |            |     |
|            |           |          |              | 111: Sett            | ing prohibi         | ted          |              |            |     |
| 3          | —         |          | Reserved     | This bit is always b | s always re<br>e 0. | ad as 0. Th  | he write va  | lue should | —   |
| 2 to 0     | P32N      | 1D[2:0]  | P32 function | 000: Set             | ing prohibi         | ted          |              |            | R/W |
|            |           |          | select       | 001: IRQ             | 2 input             |              |              |            |     |
|            |           |          |              | 010: TXE             | output (S           | CI3_1)       |              |            |     |
|            |           |          |              | 011: FTI             | C input/or          | utput (time  | r RC)* (init | ial value) |     |
|            |           |          |              | 100: TGI             | OA input/o          | utput (time  | r RG)        |            |     |
|            |           |          |              | 101: FTI             | OC0 input/          | output (time | er RD_0)     |            |     |
|            |           |          |              | 110: TRE             | 30 output (         | timer RB)    |              |            |     |
|            |           |          |              | 111: Sett            | ing prohibi         | ted          |              |            |     |

Note: \* The timer RC is not available on the H8S/20203 and H8S/20223 groups. No function is selected in the initial state for these groups.

#### (c) Port 3 Peripheral Function Mapping Register 3 (PMCR33)

| Address: I         | Address: H'FF004A |    |            |    |    |            |    |    |  |  |  |  |  |
|--------------------|-------------------|----|------------|----|----|------------|----|----|--|--|--|--|--|
| Bit:               | b7                | b6 | b5         | b4 | b3 | b2         | b1 | b0 |  |  |  |  |  |
|                    | _                 |    | P35MD[2:0] |    | -  | P34MD[2:0] |    |    |  |  |  |  |  |
| Value after reset: | 0                 | 0  | 0 1 1      |    |    | 0          | 1  | 1  |  |  |  |  |  |

| Bit    | Symbol     | Bit Name     | Description   | R/W |
|--------|------------|--------------|---|-----|
| 7      | _          | Reserved     | This bit is always read as 0. The write value should always be 0. |     |
| 6 to 4 | P35MD[2:0] |              | 000: Setting prohibited   | R/W |
|        |            | select       | 001: IRQ5 input   |     |
|        |            |              | 010: SCK3_2 input/output (SCI3_2)                                 |     |
|        |            |              | 011: SCK3_3 input/output (SCI3_3) (initial value)                 |     |
|        |            |              | 100: SSCK input/output* <sup>3</sup> (SSU)                        |     |
|        |            |              | 101: FTIOB1 input/output (timer RD_0)                             |     |
|        |            |              | 110: TRDOI_1 input (timer RD_1)*1                                 |     |
|        |            |              | 111: Setting prohibited   |     |
| 3      | _          | Reserved     | This bit is always read as 0. The write value should always be 0. |     |
| 2 to 0 | P34MD[2:0] | P34 function | 000: Setting prohibited   | R/W |
|        |            | select       | 001: IRQ4 input   |     |
|        |            |              | 010: TRDOI_0 input (timer RD_0)                                   |     |
|        |            |              | 011: FTCI input (timer RC)* <sup>2</sup> (initial value)          |     |
|        |            |              | 100: SSO input/output* <sup>3</sup> (SSU)                         |     |
|        |            |              | 101: FTIOA1 input/output (timer RD_0)                             |     |
|        |            |              | 110: TRAIO input/output (timer RA)                                |     |
|        |            |              | 111: Setting prohibited   |     |

Notes: 1. This function cannot be selected for the H8S/20103 group.

2. The timer RC is not available on the H8S/20203 and H8S/20223 groups. No function is selected in the initial state for these groups.

3. If the SSCK output pin or the SSO output pin is set, the NMOS open-drain output cannot be selected.



#### (d) Port 3 Peripheral Function Mapping Register 4 (PMCR34)

| Ad         | dress: I | H'FF004B |              |  |                              |              |                                      |           |     |  |  |
|------------|----------|----------|--------------|--|------------------------------|--------------|--------------------------------------|-----------|-----|--|--|
|            | Bit:     | b7       | b6           | b5                                     | b4                           | b3           | b2                                   | b1        | b0  |  |  |
|            |          | _        | F            | 937MD[2:0]                             |                              | – P36MD[2:0] |                                      |           |     |  |  |
| Value afte | r reset: | 0        | 0            | 1                                      | 1                            | 0            | 0                                    | 1         | 1   |  |  |
| Bit        | Sym      | nbol     | Bit Name     | De                                     | scription                    |              |                                      |           | R/W |  |  |
| 7          | _        |          | Reserved     |  | s bit is alwa<br>ould always | •            | 0. The wr                            | ite value | —   |  |  |
| 6 to 4     | P37      | MD[2:0]  | P37 function | 000                                    | ): Setting p                 | rohibited    |                                      |           | R/W |  |  |
|            |          |          | select       | 00                                     | I: IRQ7 inp                  | ut           |                                      |           |     |  |  |
|            |          |          |              | 010                                    | ): TXD_2 o                   | utput (SCI3  | 3_2)                                 |           |     |  |  |
|            |          |          |              | 01                                     | 1: TXD_3 o                   | utput (SCI3  | 3_3) (initial                        | value)    |     |  |  |
|            |          |          |              | 100: SSI/SCL input/output*1 (SSU/IIC2) |                              |              |                                      |           |     |  |  |
|            |          |          |              | 10                                     | I: FTIOD1 i                  | nput/outpu   | t (timer RD                          | 0_0)      |     |  |  |
|            |          |          |              | 11(                                    | ): ADTRG2                    | input (AD_   | _2)* <sup>2</sup>                    |           |     |  |  |
|            |          |          |              | 11                                     | I: Setting p                 | rohibited    |                                      |           |     |  |  |
| 3          | _        |          | Reserved     |  | s bit is alwa<br>ould always |              | 0. The wr                            | ite value |     |  |  |
| 2 to 0     | P36      | MD[2:0]  | P36 function | 000                                    | ): Setting p                 | rohibited    |                                      |           | R/W |  |  |
|            |          |          | select       | 00                                     | I: IRQ6 inp                  | ut           |                                      |           |     |  |  |
|            |          |          |              | 010                                    | ): RXD_2 ir                  | put (SCI3_   | _2)                                  |           |     |  |  |
|            |          |          |              | 01                                     | I: RXD_3 ir                  | put (SCI3_   | _3) (initial v                       | /alue)    |     |  |  |
|            |          |          |              | 100                                    | ): SCS/SDA                   | A input/outp | out* <sup>1</sup> * <sup>3</sup> (SS | U/IIC2)   |     |  |  |
|            |          |          |              | 10                                     | I: FTIOC1 i                  | nput/outpu   | t (timer RD                          | 0_0)      |     |  |  |
|            |          |          |              | 11(                                    | ): ADTRG1                    | input (AD_   | _1)                                  |           |     |  |  |
|            |          |          |              | 11                                     | I: Setting p                 | rohibited    |                                      |           |     |  |  |

Notes: 1. When the IIC2/SSU is used as the IIC2 function, the SCL and SDA functions should be allocated to the P56 and P57 pins because SCL and SDA require buffers dedicated for IIC input/output. When the ICSU is used for the SSU function except \*<sup>2</sup>, there is no restriction.

- 2. This function cannot be selected for the H8S/20103 and H8S/20203 groups.
- 3. If the SCS output pin of the SSU is set, the NMOS open-drain output cannot be selected.

#### (4) Port 5

#### (a) Port 5 Peripheral Function Mapping Register 1 (PMCR51)

Address: H'FF0050

| Bit:               | b7 | b6 | b5         | b4 | b3 | b2 | b1         | b0 |
|--------------------|----|----|------------|----|----|----|------------|----|
|                    | _  |    | P51MD[2:0] |    | —  |    | P50MD[2:0] |    |
| Value after reset: | 0  | 1  | 0          | 0  | 0  | 1  | 0          | 0  |

| Symbol     | Bit Name     | Description   | R/W |
|------------|--------------|---|-----|
| _          | Reserved     | This bit is always read as 0. The write value should always be 0. |     |
| P51MD[2:0] | P51 function | 000: Setting prohibited   | R/W |
|            | select       | 001: IRQ1 input   |     |
|            |              | 010: RXD input (SCI3_1)   |     |
|            |              | 011: FTIOB input/output (timer RC)*                               |     |
|            |              | 100: TCLKB input (timer RG) (initial value)                       |     |
|            |              | 101: FTIOB0 input/output (timer RD_0)                             |     |
|            |              | 110: TRGB input (timer RB)  |     |
|            |              | 111: Setting prohibited   |     |
|            | Reserved     | This bit is always read as 0. The write value should always be 0. | —   |
| P50MD[2:0] | P50 function | 000: Setting prohibited   | R/W |
|            | select       | 001: IRQ0 input   |     |
|            |              | 010: SCK3 input/output (SCI3_1)                                   |     |
|            |              | 011: FTIOA input/output (timer RC)*                               |     |
|            |              | 100: TCLKA input (timer RG) (initial value)                       |     |
|            |              | 101: FTIOA0 input/output (timer RD_0)                             |     |
|            |              | 110: TREO output (timer RE)                                       |     |
|            |              | 111: Setting prohibited   |     |
|            |              | Reserved       P51MD[2:0]     P51 function select        Reserved |     |

Note: \* The timer RC is not available on the H8S/20203 and H8S/20223 groups. These bits are reserved and the function cannot be selected for these groups.



#### (b) Port 5 Peripheral Function Mapping Register 2 (PMCR52)

| A          | ddress:   | H'FF0051 |              |                   |             |               |             |               |     |  |
|------------|-----------|----------|--------------|-------------------|-------------|---------------|-------------|---------------|-----|--|
|            | Bit:      | b7       | b6           | b5                | b4          | b3            | b2          | b1            | b0  |  |
|            |           | _        |              | P53MD[2:0]        |             | _             |             | P52MD[2:0]    |     |  |
| Value afte | er reset: | 0        | 1            | 0                 | 0           | 0             | 1           | 0             | 0   |  |
| Bit        | Syml      | ool      | Bit Name     | Descr             | Description |               |             |               |     |  |
| 7          | _         |          | Reserved     | This bi<br>always |             | read as 0.    | The write   | value should  |     |  |
| 6 to 4     | P53N      | 1D[2:0]  | P53 function | n 000: S          | etting proh | ibited        |             |               | R/W |  |
|            |           |          | select       | 001: ĪF           | RQ3 input   |               |             |               |     |  |
|            |           |          |              | 010: T            | RCOI inpu   | t (timer RC   | )*          |               |     |  |
|            |           |          |              | 011: F            | TIOD input  | t/output (tin | ner RC)*    |               |     |  |
|            |           |          |              | 100: T            | GIOB inpu   | t/output (tin | ner RG) (ir | nitial value) |     |  |
|            |           |          |              | 101: F            | TIOD0 inp   | ut/output (ti | mer RD_0    | )             |     |  |
|            |           |          |              | 110: T            | RAO outpu   | ut (timer RA  | ()          |               |     |  |
|            |           |          |              | 111: S            | etting proh | ibited        |             |               |     |  |
| 3          |           |          | Reserved     | This bi<br>always |             | read as 0.    | The write   | value should  | —   |  |
| 2 to 0     | P52N      | 1D[2:0]  | P52 function | n 000: S          | etting proh | ibited        |             |               | R/W |  |
|            |           |          | select       | 001: ĪF           | RQ2 input   |               |             |               |     |  |
|            |           |          |              | 010: T            | XD output   | (SCI3_1)      |             |               |     |  |
|            |           |          |              | 011: F            | TIOC input  | t/output (tin | ner RC)*    |               |     |  |
|            |           |          |              | 100: T            | GIOA inpu   | t/output (tin | ner RG) (ir | nitial value) |     |  |
|            |           |          |              | 101: F            | TIOC0 inp   | ut/output (ti | mer RD_0    | )             |     |  |
|            |           |          |              | 110: T            | RBO outpu   | ut (timer RE  | 3)          |               |     |  |
|            |           |          |              | 111: S            | etting proh | ibited        |             |               |     |  |

Note: \* The timer RC is not available on the H8S/20203 and H8S/20223 groups. These bits are reserved and the function cannot be selected for these groups.

#### (c) Port 5 Peripheral Function Mapping Register 3 (PMCR53)

| Ac         | ddress: H' | FF0052 |              |           |                                 |                         |                |            |       |
|------------|------------|--------|--------------|-----------|---------------------------------|-------------------------|----------------|------------|-------|
|            | Bit:       | b7     | b6           | b5        | b4                              | b3                      | b2             | b1         | b0    |
|            |            | _      | Р            | 55MD[2:0] |                                 | _                       |                | P54MD[2:0] |       |
| Value afte | er reset:  | 0      | 1            | 0         | 0                               | 0                       | 1              | 0          | 0     |
| Bit        | Symb       | ol     | Bit Name     | Descr     | iption                          |                         |                |            | R/W   |
| 7          | _          |        | Reserved     |           | it is always<br>s be 0.         | read as 0.              | The write      | value shou | ıld — |
| 6 to 4     | P55M       | D[2:0] | P55 function | 000: S    | etting proh                     | ibited                  |                |            | R/W   |
|            |            |        | select       | 001: ĪĪ   | RQ5 input                       |                         |                |            |       |
|            |            |        |              | 010: S    | CK3_2 inp                       | ut/output (S            | SCI3_2)        |            |       |
|            |            |        |              | 011: S    | CK3_3 inp                       | ut/output (S            | SCI3_3)        |            |       |
|            |            |        |              | 100: S    | SCK input/                      | ′output∗³ (S            | SSU) (initia   | l value)   |       |
|            |            |        |              | 101: F    | TIOB1 inpu                      | ut/output (ti           | mer RD_0       | )          |       |
|            |            |        |              |           | RDOI_1 <b>!U</b><br>ulainput/ou |                         |                |            |       |
|            |            |        |              | 111: S    | etting proh                     | ibited                  |                |            |       |
| 3          | —          |        | Reserved     |           | it is always<br>s be 0.         | read as 0.              | The write      | value shou | ld —  |
| 2 to 0     | P54M       | D[2:0] | P54 function | 000: S    | etting proh                     | ibited                  |                |            | R/W   |
|            |            |        | select       | 001: ĪĪ   | RQ4 input                       |                         |                |            |       |
|            |            |        |              | 010: T    | RDOI_0 in                       | put (timer F            | RD_0)          |            |       |
|            |            |        |              | 011: F    | TCI input (                     | timer RC)*              | 2              |            |       |
|            |            |        |              | 100: S    | SO input/o                      | utput* <sup>3</sup> (SS | SU) (initial v | value)     |       |
|            |            |        |              | 101: F    | TIOA1 inpu                      | ut/output (ti           | mer RD_0       | )          |       |
|            |            |        |              | 110: T    | RAIO input                      | t/output (tin           | ner RA)        |            |       |
|            |            |        |              | 111: S    | Setting proh                    | ibited                  |                |            |       |

Notes: 1. This function cannot be selected for the H8S/20103 group.

- 2. The timer RC is not available on the H8S/20203 and H8S/20223 groups. These bits are reserved and the function cannot be selected for these groups.
- 3. If the NMOS open-drain output is selected for the SSCK output pin or the SSO output pin, use the PMC to allocate that pin from port 5



## (d) Port 5 Peripheral Function Mapping Register 4 (PMCR54)

| A          | ddress: H | l'FF0053 |              |              |                             |                                 |                         |            |     |  |
|------------|-----------|----------|--------------|--------------|-----------------------------|---------------------------------|-------------------------|------------|-----|--|
|            | Bit:      | b7       | b6           | b5           | b4                          | b3                              | b2                      | b1         | b0  |  |
|            | [         | _        |              | P57MD[2:0]   | MD[2:0] -                   |                                 |                         | P56MD[2:0] |     |  |
| Value afte | er reset: | 0        | 1            | 0            | 0 0 0 1 0                   |                                 |                         |            |     |  |
| Bit        | Symb      | ool      | Bit Name     | Desc         | ription                     |                                 | R/W                     |            |     |  |
| 7          |           |          | Reserved     | This<br>shou | e value                     | —                               |                         |            |     |  |
| 6 to 4     | P57N      | 1D[2:0]  | P57 function | 000:         | Setting pro                 | hibited                         |                         |            | R/W |  |
|            |           |          | select       | 001:         | IRQ7 input                  | :                               |                         |            |     |  |
|            |           |          |              | 010:         | TXD_2 out                   | put (SCI3_                      | 2)                      |            |     |  |
|            |           |          |              | 011:         | TXD_3 out                   | put (SCI3_                      | 3)                      |            |     |  |
|            |           |          |              |              | SSI/SCL ir<br>(initial valu | nput/output <sup>:</sup><br>ie) | * <sup>1</sup> (SSU/IIC | C2)        |     |  |
|            |           |          |              | 101:         | FTIOD1 in                   | put/output (                    | (timer RD_              | _0)        |     |  |
|            |           |          |              | 110:         | ADTRG2 ii                   | nput (AD_2                      | !)                      |            |     |  |
|            |           |          |              | 111:         | Setting pro                 | hibited                         |                         |            |     |  |
| 3          |           |          | Reserved     |              | bit is alway<br>Id always b | rs read as (<br>be 0.           | ). The write            | e value    |     |  |
| 2 to 0     | P56N      | 1D[2:0]  | P56 function | 000:         | Setting pro                 | hibited                         |                         |            | R/W |  |
|            |           |          | select       | 001:         | IRQ6 input                  |                                 |                         |            |     |  |
|            |           |          |              | 010:         | RXD_2 inp                   | out (SCI3_2                     | 2)                      |            |     |  |
|            |           |          |              | 011:         | RXD_3 inp                   | out (SCI3_3                     | 3)                      |            |     |  |
|            |           |          |              |              | SCS/SDA<br>(initial valu    | input/outpu<br>e)               | t* <sup>1</sup> *² (SSU | I/IIC2)    |     |  |
|            |           |          |              | 101:         | FTIOC1 in                   | put/output (                    | (timer RD_              | _0)        |     |  |
|            |           |          |              | 110:         | ADTRG1 ii                   | nput (AD_1                      | )                       |            |     |  |
|            |           |          |              | 111:         | Setting pro                 | hibited                         |                         |            |     |  |

Note: 1. When the IIC2/SSU is used as the IIC2 function, the SCL and SDA functions should be allocated to the P56 and P57 pins because SCL and SDA require buffers dedicated for IIC input/output. When the ICSU is used for the SSU function except \*<sup>2</sup>, there is no restriction.

The P56 and P57 pins have different characteristics from other pins. When these pins are used as the SCL and SDA pins for the IIC2, they provide NMOS open drain output. When the P56 and P57 pins are used for other output functions, they provide NMOS push-pull output and characteristics of the high level output is different from that of the CMOS output.

2. If the NMOS open-drain output is selected for the SCS output pin, use the PMC to allocate that pin from port 5



#### (5) Port 6

#### (a) Port 6 Peripheral Function Mapping Register 1 (PMCR61)

Address: H'FF0054

| Bit:               | b7 | b6 | b5         | b4 | b3 | b2 | b1         | b0 |
|--------------------|----|----|------------|----|----|----|------------|----|
|                    | _  |    | P61MD[2:0] |    | _  |    | P60MD[2:0] |    |
| Value after reset: | 0  | 1  | 0          | 1  | 0  | 1  | 0          | 1  |

| Bit    | Symbol     | Bit Name     | Description   | R/W |
|--------|------------|--------------|---|-----|
| 7      | —          | Reserved     | This bit is always read as 0. The write value should always be 0. | _   |
| 6 to 4 | P61MD[2:0] | P61 function | 000: Setting prohibited   | R/W |
|        |            | select       | 001: IRQ1 input   |     |
|        |            |              | 010: RXD input (SCI3_1)   |     |
|        |            |              | 011: FTIOB input/output (timer RC)*                               |     |
|        |            |              | 100: TCLKB input (timer RG)                                       |     |
|        |            |              | 101: FTIOB0 input/output (timer RD_0)<br>(initial value)          |     |
|        |            |              | 110: TRGB input (timer RB)  |     |
|        |            |              | 111: Setting prohibited   |     |
| 3      |            | Reserved     | This bit is always read as 0. The write value should always be 0. |     |
| 2 to 0 | P60MD[2:0] | P60 function | 000: Setting prohibited   | R/W |
|        |            | select       | 001: IRQ0 input   |     |
|        |            |              | 010: SCK3 input/output (SCI3_1)                                   |     |
|        |            |              | 011: FTIOA input/output (timer RC)*                               |     |
|        |            |              | 100: TCLKA input (timer RG)                                       |     |
|        |            |              | 101: FTIOA0 input/output (timer RD_0)<br>(initial value)          |     |
|        |            |              | 110: TREO output (timer RE)                                       |     |
|        |            |              | 111: Setting prohibited   |     |

Note: \* The timer RC is not available on the H8S/20203 and H8S/20223 groups. These bits are reserved and the function cannot be selected for these groups.

# (b) Port 6 Peripheral Function Mapping Register 2 (PMCR62)

| Bit:   | b7                             | b6   | b5  | b4   | b3   | b2  | b1   | b0   |
|--------|--------------------------------|--|---|--|--|---|--|--|
|        | -                              | Pe   | 63MD[2:0]   |  | —  |   | P62MD[2:0]   |  |
| reset: | 0                              | 1  | 0   | 1  | 0  | 1   | 0  | 1  |
| Syml   | loc                            | Bit Name                                   | Desci   | ription  |  |   |  | R/W  |
|        |                                | Reserved                                   |   | •  |  | . The write   | value  |  |
| P63M   | 1D[2:0]                        | P63 function                               | 000: 5  | Setting prof   | nibited  |   |  | R/W  |
|        |                                | select                                     | 001: Ī  | RQ3 input  |  |   |  |  |
|        |                                |  | 010: 1  | RCOI inpu  | it (timer RC   | ;)*   |  |  |
|        |                                |  | 011: F  | TIOD inpu  | t/output (tir  | ner RC)*  |  |  |
|        |                                |  | 100: 1  | GIOB inpu  | ıt/output (tir   | mer RG)   |  |  |
|        |                                |  |   |  |  | imer RD_0   | ))   |  |
|        |                                |  | 110: 7  | RAO outp   | ut (timer RA   | ۹)  |  |  |
|        |                                |  | 111: 5  | Setting proh   | nibited  |   |  |  |
| _      |                                | Reserved                                   |   | •  |  | . The write   | value  |  |
| P62N   | 1D[2:0]                        | P62 function                               | 000: 5  | Setting proh   | nibited  |   |  | R/W  |
|        |                                | select                                     | 001: Ī  | RQ2 input  |  |   |  |  |
|        |                                |  | 010: 1  | TXD output   | (SCI3_1)   |   |  |  |
|        |                                |  | 011: F  | TIOC inpu  | t/output (tir  | mer RC)*  |  |  |
|        |                                |  | 100: 1  | GIOA inpu  | ıt/output (tir   | mer RG)   |  |  |
|        |                                |  |   | •  | • •  | imer RD_0   | ))   |  |
|        |                                |  | 110: 7  | RBO outp   | ut (timer RE   | 3)  |  |  |
|        |                                |  | 111: 5  | Setting prof   | nibited  |   |  |  |
|        | Syml<br>—<br>P63N<br>—<br>P62N | Symbol<br><br>P63MD[2:0]<br><br>P62MD[2:0] | reset: 0 1  Symbol Bit Name  Reserved  P63MD[2:0] P63 function select  P62MD[2:0] P62 function select | Symbol         Bit Name         Description           —         Reserved         This is should           P63MD[2:0]         P63 function select         000: \$\$           001: Ī         010: Ī           010: Ī         010: Ī           010: Ī         101: F           100: T         101: F           100: T         101: F           100: T         101: F           111: \$         111: \$           —         Reserved         This is should           P62MD[2:0]         P62 function select         000: \$\$           962MD[2:0]         P62 function select         001: Ī           010: T         010: T         010: T           010: T         101: F         100: T           010: T         101: F         101: T           010: T         101: T         101: T           010: T         101: T         101: T           010: T         101: T         101: T           101: T         101: T         101: T           101: T         101: T         101: T           111: S         111: S         111: S | reset: 0 1 0 1<br>Symbol Bit Name Description<br>Reserved This bit is always should always be<br>P63MD[2:0] P63 function select 001: IRQ3 input 010: TRCOI inpu 011: FTIOD inpu 100: TGIOB inpu 101: FTIOD inpu 100: TGIOB inpu 101: FTIOD inpu 101: FTIOD inpu 101: FTIOD inpu 111: Setting prof<br>Reserved This bit is always should always be P62MD[2:0] P62 function select 000: Setting prof 001: IRQ2 input 010: TXD output 011: FTIOC inpu 100: TGIOA inpu 101: FTIOC inpu 101: FTIOC inpu 101: FTIOC inpu 101: FTIOC inpu 101: TXD output 011: FTIOC inpu 101: TXD output 011: FTIOC inpu 101: TRO3 input 011: FTIOC inpu 101: TXD output 011: FTIOC inpu 101: TXD output 011: FTIOC inpu 101: TRO3 input 101: FTIOC inpu 100 | reset:       0       1       0       1       0         Symbol       Bit Name       Description         —       Reserved       This bit is always read as 0. should always be 0.         P63MD[2:0]       P63 function select       000: Setting prohibited         001:       IRQ3 input       010: TRCOI input (timer RC 011: FTIOD input/output (timer 100: TGIOB input/output (timer 100: TGIOB input/output (timer R/ 111: Setting prohibited         —       Reserved       This bit is always read as 0. should always be 0.         P62MD[2:0]       P62 function select       000: Setting prohibited         001:       IRQ2 input       000: Setting prohibited         001:       IRQ2 input       010: TXD output (SCI3_1)         011:       FTIOC input/output (timer R/ 100: TGIOA input/output (timer R/ 100: TRBO output (timer R/ 100: TRBO output (timer R/ 100: TGIOA input/outpu | reset:       0       1       0       1       0       1         Symbol       Bit Name       Description | reset:       0       1       0       1       0       1       0       1       0         Symbol       Bit Name       Description         —       Reserved       This bit is always read as 0. The write value should always be 0.         P63MD[2:0]       P63 function select       000: Setting prohibited         001:       IRQ3 input       010: TRCOI input (timer RC)*         011:       FTIOD input/output (timer RC)*       011: FTIOD input/output (timer RG)         101:       FTIOD input/output (timer RD_0) (initial value)       110: TRAO output (timer RA)         111:       Setting prohibited       111: Setting prohibited         —       Reserved       This bit is always read as 0. The write value should always be 0.         P62MD[2:0]       P62 function select       000: Setting prohibited         001:       IRQ2 input       010: TXD output (SCI3_1)         011:       FTIOC input/output (timer RC)*       100: TGIOA input/output (timer RG)         101:       FTIOC input/output (timer RG)       101: TROC input/output (timer RC)*         001:       IRQ2       Input       010: TXD output (SCI3_1)         011:       FTIOC input/output (timer RG)       101: FTIOCO input/output (timer RG)         101:       FTIOCO input/output (timer RB)       111: Setting |

reserved and the function cannot be selected for these groups.



#### (c) Port 6 Peripheral Function Mapping Register 3 (PMCR63)

| Ad         | dress: H | FF0056  |              |                   |                            |                         |           |            |       |
|------------|----------|---------|--------------|-------------------|----------------------------|-------------------------|-----------|------------|-------|
|            | Bit:     | b7      | b6           | b5                | b4                         | b3                      | b2        | b1         | b0    |
|            |          | _       | P            | 65MD[2:0]         |                            | —                       |           | P64MD[2:0] |       |
| Value afte | r reset: | 0       | 1            | 0                 | 1                          | 0                       | 1         | 0          | 1     |
| Bit        | Symb     | ool     | Bit Name     | Descr             | iption                     |                         |           |            | R/W   |
| 7          | _        |         | Reserved     | This bi<br>always | it is always<br>s be 0.    | read as 0.              | The write | value shou | ıld — |
| 6 to 4     | P65N     | ID[2:0] | P65 function | 000: S            | etting proh                | ibited                  |           |            | R/W   |
|            |          |         | select       | 001: ĪF           | RQ5 input                  |                         |           |            |       |
|            |          |         |              | 010: S            | CK3_2 inp                  | ut/output (S            | SCI3_2)   |            |       |
|            |          |         |              | 011: S            | CK3_3 inp                  | ut/output (S            | SCI3_3)   |            |       |
|            |          |         |              | 100: S            | SCK input/                 | output*3 (S             | SU)       |            |       |
|            |          |         |              |                   | TIOB1 inpu<br>nitial value |                         | mer RD_0  | )          |       |
|            |          |         |              | 110: T            | RDOI_1 in                  | put (timer F            | RD_1)*1   |            |       |
|            |          |         |              | 111: S            | etting proh                | ibited                  |           |            |       |
| 3          | —        |         | Reserved     | This bi<br>always | it is always<br>s be 0.    | read as 0.              | The write | value shou | ıld — |
| 2 to 0     | P64N     | ID[2:0] | P64 function | 000: S            | etting proh                | ibited                  |           |            | R/W   |
|            |          |         | select       | 001: ĪF           | RQ4 input                  |                         |           |            |       |
|            |          |         |              | 010: T            | RDOI_0 in                  | put (timer F            | RD_0)     |            |       |
|            |          |         |              | 011: F            | TCI input (                | timer RC)*              | 2         |            |       |
|            |          |         |              | 100: S            | SO input/o                 | utput* <sup>3</sup> (SS | SU)       |            |       |
|            |          |         |              |                   | TIOA1 inpu<br>nitial value | • •                     | mer RD_0  | )          |       |
|            |          |         |              | 110: T            | RAIO input                 | /output (tin            | ner RA)   |            |       |
|            |          |         |              | 111: S            | etting proh                | ibited                  |           |            |       |

- Notes: 1. This function cannot be selected for the H8S/20103 group.
  - 2. The timer RC is not available on the H8S/20203 and H8S/20223 groups. These bits are reserved and the function cannot be selected for these groups.
  - 3. If the SSCK output pin or the SSO output pin is set, the NMOS open-drain output cannot be selected.

#### (d) Port 6 Peripheral Function Mapping Register 4 (PMCR64)

| А         | ddress:   | H'FF0057 |              |            |                              |            |                                      |            |     |  |
|-----------|-----------|----------|--------------|------------|------------------------------|------------|--------------------------------------|------------|-----|--|
|           | Bit:      | b7       | b6           | b5         | b4                           | b3         | b2                                   | b1         | b0  |  |
|           |           | _        |              | P67MD[2:0] |                              | _          |                                      | P66MD[2:0] |     |  |
| Value aft | er reset: | 0        | 1            | 0          | 0 1 0 1 0                    |            |                                      |            |     |  |
| Bit       | Sym       | bol      | Bit Name     | Des        | cription                     |            |                                      |            | R/W |  |
| 7         | _         |          | Reserved     |            | s bit is alwa<br>uld always  |            | 0. The wri                           | te value   |     |  |
| 6 to 4    | P671      | MD[2:0]  | P67 function | 000        | : Setting pro                | ohibited   |                                      |            | R/W |  |
|           |           |          | select       | 001        | : IRQ7 inpu                  | ıt         |                                      |            |     |  |
|           |           |          |              | _2)        |                              |            |                                      |            |     |  |
|           |           |          |              | 011        | : TXD_3 ou                   | tput (SCI3 | _3)                                  |            |     |  |
|           |           |          |              | 100        | : SSI/SCL i                  | nput/outpu | t* <sup>1</sup> (SSU/II              | C2)        |     |  |
|           |           |          |              | 101        | : FTIOD1 ir<br>(initial valu | •          | (timer RD                            | _0)        |     |  |
|           |           |          |              | 110        | : ADTRG2                     | input (AD_ | 2) * <sup>2</sup>                    |            |     |  |
|           |           |          |              | 111        | : Setting pro                | ohibited   |                                      |            |     |  |
| 3         | —         |          | Reserved     |            | bit is alwa<br>uld always    | •          | 0. The wri                           | te value   | _   |  |
| 2 to 0    | P66       | MD[2:0]  | P66 function | 000        | : Setting pro                | ohibited   |                                      |            | R/W |  |
|           |           |          | select       | 001        | : IRQ6 inpu                  | ıt         |                                      |            |     |  |
|           |           |          |              | 010        | : RXD_2 in                   | put (SCI3_ | 2)                                   |            |     |  |
|           |           |          |              | 011        | : RXD_3 in                   | put (SCI3_ | 3)                                   |            |     |  |
|           |           |          |              | 100        | : SCS/SDA                    | input/outp | ut* <sup>1</sup> * <sup>3</sup> (SSI | U/IIC2)    |     |  |
|           |           |          |              | 101        | : FTIOC1 ir<br>(initial valu |            | (timer RD                            | _0)        |     |  |
|           |           |          |              | 110        | : ADTRG1                     | input (AD_ | 1)                                   |            |     |  |
|           |           |          |              | 111        | : Setting pro                | ohibited   |                                      |            |     |  |

- Notes: 1. When the IIC2/SSU is used as the IIC2 function, the SCL and SDA functions should be allocated to the P56 and P57 pins because SCL and SDA require buffers dedicated for IIC input/output. When the ICSU is used for the SSU function except \*<sup>2</sup>, there is no restriction.
  - 2. This function cannot be selected for the H8S/20103 and H8S/20203 groups.
  - 3. If the SCS output pin of the SSU is set, the NMOS open-drain output cannot be selected.

RENESAS

# 9.1.3 Port Group 2 Peripheral Function Mapping Registers 1 to 4 (PMCRn1 to PMCRn4 (n = 8, 9, and A)

(1) Port 8

#### (a) Port 8 Peripheral Function Mapping Register 3 (PMCR83)

Address: H'FF005E Bit: b1 b7 b6 b5 b4 b3 b2 b0 P85MD[2:0] 0 1 0 0 0 1 0 0 Value after reset:

| Bit    | Symbol     | Bit Name     | Description   | R/W |
|--------|------------|--------------|---|-----|
| 7      | _          | Reserved     | This bit is always read as 0. The write value should always be 0.         | _   |
| 6 to 4 | P85MD[2:0] | P85 function | 000: Setting prohibited   | R/W |
|        |            | select       | 001: IRQ5 input   |     |
|        |            |              | 010: Setting prohibited   |     |
|        |            |              | 011: SCK3 input/output (SCI3_1)   |     |
|        |            |              | 100: TRAIO input/output (timer RA) (initial value)                        |     |
|        |            |              | 101: FTIOB3 input/output (timer RD_1)*                                    |     |
|        |            |              | 110: SCK3_3 input/output (SCI3_3)   |     |
|        |            |              | 111: Setting prohibited   |     |
| 3      | —          | Reserved     | This bit is always read as 0. The write value should always be 0.         |     |
| 2 to 0 | —          | Reserved     | This bit is always read as B'100. The write value should always be B'100. |     |

Note: \* This function cannot be selected for the H8S/20103 group.

# (b) Port 8 Peripheral Function Mapping Register 4 (PMCR84)

| Ad          | dress: H | HFF005F |              |                    |               |               |                |             |     |
|-------------|----------|---------|--------------|--------------------|---------------|---------------|----------------|-------------|-----|
|             | Bit:     | b7      | b6           | b5                 | b4            | b3            | b2             | b1          | b0  |
|             |          | _       | F            | P87MD[2:0]         |               | —             |                | P86MD[2:0]  |     |
| Value after | reset:   | 0       | 1            | 0                  | 0             | 0             | 1              | 0           | 0   |
| Bit         | Sym      | bol     | Bit Name     | Descri             | ption         |               |                |             | R/W |
| 7           | _        |         | Reserved     | This bit<br>always | -             | read as 0.    | The write v    | alue should | _   |
| 6 to 4      | P871     | MD[2:0] | P87 function | 000: Se            | etting prohil | oited         |                |             | R/W |
|             |          |         | select       | 001: IR            | Q7 input      |               |                |             |     |
|             |          |         |              | 010: Se            | etting prohil | oited         |                |             |     |
|             |          |         |              | 011: TX            | (D output (   | SCI3_1)       |                |             |     |
|             |          |         |              | 100: TF            | REO output    | (timer RE     | ) (initial val | ue)         |     |
|             |          |         |              | 101: F1            | IOD3 inpu     | t/output (tir | mer RD_1)      | *           |     |
|             |          |         |              | 110: TX            | (D_3 outpu    | it (SCI3_3)   |                |             |     |
|             |          |         |              | 111: Se            | etting prohil | oited         |                |             |     |
| 3           | _        |         | Reserved     | This bit<br>always |               | read as 0.    | The write v    | alue should | _   |
| 2 to 0      | P861     | MD[2:0] | P86 function | 000: Se            | etting prohil | oited         |                |             | R/W |
|             |          |         | select       | 001: IR            | Q6 input      |               |                |             |     |
|             |          |         |              | 010: Se            | etting prohil | oited         |                |             |     |
|             |          |         |              | 011: RX            | KD input (S   | CI3_1)        |                |             |     |
|             |          |         |              | 100: TF            | RBO output    | (timer RB     | ) (initial val | ue)         |     |
|             |          |         |              | 101: FT            | IOC3 inpu     | t/output (tir | mer RD_1)      | *           |     |
|             |          |         |              | 110: R)            | KD_3 input    | (SCI3_3)      |                |             |     |
|             |          |         |              | 111: Se            | etting prohil | oited         |                |             |     |

Note: \* This function cannot be selected for the H8S/20103 group.



#### (2) Port 9

#### (a) Port 9 Peripheral Function Mapping Register 1 (PMCR91)

Address: H'FF0060

| Bit:               | b7 | b6 | b5         | b4 | b3 | b2 | b1         | b0 |
|--------------------|----|----|------------|----|----|----|------------|----|
|                    | _  |    | P91MD[2:0] |    | —  |    | P90MD[2:0] |    |
| Value after reset: | 0  | 1  | 0          | 1  | 0  | 1  | 0          | 1  |

| Bit    | Symbol  | Bit Name            | Description   | R/W |
|--------|---|---------------------|---|-----|
| 7      | _   | Reserved            | This bit is always read as 0. The write value should always be 0. |     |
| 6 to 4 | P91MD[2:0] P91 function 000: Setting prohibited |                     | R/W   |     |
|        |   | select              | 001: IRQ1 input   |     |
|        |   |                     | 010: Setting prohibited   |     |
|        |   |                     | 011: Setting prohibited   |     |
|        |   |                     | 100: Setting prohibited   |     |
|        |   |                     | 101: FTIOB2 input/output (timer RD_1)<br>(initial value)          |     |
|        |   |                     | 110: Setting prohibited   |     |
|        |   |                     | 111: Setting prohibited   |     |
| 3      | _   | Reserved            | This bit is always read as 0. The write value should always be 0. |     |
| 2 to 0 | P90MD[2:0]                                      | P90 function select | 000: Setting prohibited   | R/W |
|        |   |                     | 001: IRQ0 input   |     |
|        |   |                     | 010: Setting prohibited   |     |
|        |   |                     | 011: Setting prohibited   |     |
|        |   |                     | 100: Setting prohibited   |     |
|        |   |                     | 101: FTIOA2 input/output (timer RD_1)<br>(initial value)          |     |
|        |   |                     | 110: Setting prohibited   |     |
|        |   |                     | 111: Setting prohibited   |     |

Note: PMCR91 is not available on the H8S/20103 group.

# (b) Port 9 Peripheral Function Mapping Register 2 (PMCR92)

| Ad         | dress:     | H'FF0061  |  |   |                         |        |    |    |     |
|------------|------------|-----------|--|---|-------------------------|--------|----|----|-----|
|            | Bit:       | b7        | b6   | b5  | b4                      | b3     | b2 | b1 | b0  |
|            |            | _         | P  | 93MD[2:0]   | 93MD[2:0]               |        |    |    |     |
| Value afte | r reset:   | 0         | 1  | 0   | 1                       | 0      | 1  | 0  | 1   |
| Bit        | Sym        | nbol      | Bit Name   | Description   |                         |        |    |    | R/W |
| 7          | _          |           | Reserved   | This bi<br>always   | ld —                    |        |    |    |     |
| 6 to 4     | P93MD[2:0] |           | P93 function select                                      | 000: S  | etting proh             | ibited |    |    | R/W |
|            |            |           |  | 001: ĪF   | RQ3 input               |        |    |    |     |
|            |            |           |  | 010: Setting prohibited   |                         |        |    |    |     |
|            |            |           |  | 011: S  | 011: Setting prohibited |        |    |    |     |
|            |            |           |  | 100: TRAO output (timer RA)   |                         |        |    |    |     |
|            |            |           |  | 101: F<br>(i  |                         |        |    |    |     |
|            |            |           |  | 110: S  |                         |        |    |    |     |
|            |            |           |  | 111: S  | etting proh             | ibited |    |    |     |
| 3          | _          |           | Reserved   | This bit is always read as 0. The write value should — always be 0. |                         |        |    |    |     |
| 2 to 0     | P92MD[2:0] | 92MD[2:0] | P92 function   | 000: Setting prohibited   |                         |        |    |    | R/W |
|            |            |           | select   | 001: IRQ2 input   |                         |        |    |    |     |
|            |            |           | 010: Setting prohibited                                  |   |                         |        |    |    |     |
|            |            |           | 011: Setting prohibited                                  |   |                         |        |    |    |     |
|            |            |           | 100: Setting prohibited                                  |   |                         |        |    |    |     |
|            |            |           | 101: FTIOC2 input/output (timer RD_1)<br>(initial value) |   |                         |        |    |    |     |
|            |            |           |  | 110: S  | etting proh             | ibited |    |    |     |
|            |            |           |  | 111: S  | etting proh             | ibited |    |    |     |
| Noto:      |            | 00 :      | t available on t   |   | 0100                    |        |    |    |     |

Note: PMCR92 is not available on the H8S/20103 group.



# (c) Port 9 Peripheral Function Mapping Register 3 (PMCR93)

| Ad                   | ldress: F  | l'FF0062   |                     |            |   |          |     |    |     |  |
|----------------------|--|--|---------------------|------------|---|----------|-----|----|-----|--|
|                      | Bit:   | b7   | b6                  | b5         | b4  | b3       | b2  | b1 | b0  |  |
|                      | [  | _  |                     | P95MD[2:0] | 5MD[2:0]  |          |     |    |     |  |
| Value after reset: 0 |  | 1  | 0                   | 1          | 0   | 1        | 0   | 1  |     |  |
| Bit                  | Symb   | ool  | Bit Name            | e Des      | Description   |          |     |    |     |  |
| 7                    |  | Reserved This bit is always read as 0. The write value should always be 0. |                     |            | te value  | —        |     |    |     |  |
| 6 to 4               | P95MD[2:0]   |  | P95 function select | tion 000:  | Setting pro   | ohibited |     |    | R/W |  |
|                      |  |  |                     | 001:       | 001: IRQ5 input   |          |     |    |     |  |
|                      |  |  |                     | 010:       | 010: Setting prohibited   |          |     |    |     |  |
|                      |  |  |                     | 011:       | 011: SCK3 input/output (SCI3_1)   |          |     |    |     |  |
|                      |  |  |                     | 100:       | 100: TRAIO input/output (timer RA)  |          |     |    |     |  |
|                      | 101: FTIOB3 input/output (timer RD_1)<br>(initial value) |  |                     |            |   |          | _1) |    |     |  |
|                      |  |  |                     | 110:       | 110: SCK3_3 input/output (SCI3_3)   |          |     |    |     |  |
|                      |  |  |                     | 111:       | 111: Setting prohibited   |          |     |    |     |  |
| 3                    | —  |  | Reserved            |            | This bit is always read as 0. The write value should always be 0.                   |          |     |    |     |  |
| 2 to 0               | P94MD[2:0]   | 4MD[2:0]   | P94 function select | tion 000:  | 000: Setting prohibited   |          |     |    |     |  |
|                      |  |  |                     | 001:       | 001: IRQ4 input   |          |     |    |     |  |
|                      |  |  |                     | 010:       | 010: Setting prohibited   |          |     |    |     |  |
|                      |  |  |                     | 011:       | 011: Setting prohibited   |          |     |    |     |  |
|                      |  |  |                     | 100:       | 100: TRGB input (timer RB)  |          |     |    |     |  |
|                      |  |  |                     | 101:       | 101: FTIOA3 input/output (timer RD_1)<br>(initial value)<br>110: Setting prohibited |          |     |    |     |  |
|                      |  |  |                     | 110:       |   |          |     |    |     |  |
|                      |  |  |                     | 111:       | Setting pro   | ohibited |     |    |     |  |

Note: PMCR93 is not available on the H8S/20103 group.

# (d) Port 9 Peripheral Function Mapping Register 4 (PMCR94)

| A         | ddress:   | H'FF0063 |       |          |            |                              |                     |            |            |     |  |  |
|-----------|-----------|----------|-------|----------|------------|------------------------------|---------------------|------------|------------|-----|--|--|
|           | Bit:      | b7       |       | b6       | b5         | b4                           | b3                  | b2         | b1         | b0  |  |  |
|           |           | _        |       |          | P97MD[2:0] |                              | —                   |            | P96MD[2:0] |     |  |  |
| Value aft | er reset: | 0        |       | 1        | 0          | 1                            | 0                   | 1          | 0          | 1   |  |  |
| Bit       | Sym       | bol      | Bit I | Name     | Dese       | cription                     |                     |            |            | R/W |  |  |
| 7         | —         |          | Res   | erved    |            | bit is alway<br>Ild always I | ys read as<br>be 0. | 0. The wri | te value   | —   |  |  |
| 6 to 4    | P97N      | /ID[2:0] | -     | function | 000:       | 000: Setting prohibited      |                     |            |            |     |  |  |
|           |           |          | sele  | ct       | 001:       | 001: IRQ7 input              |                     |            |            |     |  |  |
|           |           |          |       |          | 010:       | Setting pro                  | ohibited            |            |            |     |  |  |
|           |           |          |       |          | 011:       | TXD outpu                    | ut (SCI3_1)         |            |            |     |  |  |
|           |           |          |       |          | 100:       | TREO out                     | put (timer F        | RE)        |            |     |  |  |
|           |           |          |       |          | 101:       | FTIOD3 ir<br>(initial valu   | iput/output<br>ue)  | (timer RD  | _1)        |     |  |  |
|           |           |          |       |          | 110:       | TXD_3 ou                     | tput (SCI3_         | _3)        |            |     |  |  |
|           |           |          |       |          | 111:       | Setting pro                  | ohibited            |            |            |     |  |  |
| 3         |           |          | Res   | erved    |            | bit is alwa<br>Ild always I  | ys read as<br>be 0. | 0. The wri | te value   |     |  |  |
| 2 to 0    | P96N      | /ID[2:0] |       | function | 000:       | Setting pro                  | ohibited            |            |            | R/W |  |  |
|           |           |          | sele  | ct       | 001:       | IRQ6 inpu                    | t                   |            |            |     |  |  |
|           |           |          |       |          | 010:       | Setting pro                  | ohibited            |            |            |     |  |  |
|           |           |          |       |          | 011:       | RXD input                    | t (SCI3_1)          |            |            |     |  |  |
|           |           |          |       |          | 100:       | TRBO out                     | put (timer F        | RB)        |            |     |  |  |
|           |           |          |       |          | 101:       | FTIOC3 in (initial valu      | iput/output<br>ue)  | (timer RD  | _1)        |     |  |  |
|           |           |          |       |          | 110:       | RXD_3 inj                    | out (SCI3_          | 3)         |            |     |  |  |
|           |           |          |       |          | 111:       | Setting pro                  | ohibited            |            |            |     |  |  |

Note: PMCR94 is not available on the H8S/20103 group.



#### (3) Port A

#### (a) Port A Peripheral Function Mapping Register 3 (PMCRA3)

Address: H'FF0066

| Bit:               | b7 | b6 | b5         | b4 | b3 | b2 | b1         | b0 |
|--------------------|----|----|------------|----|----|----|------------|----|
|                    | _  |    | PA5MD[2:0] |    | —  |    | PA4MD[2:0] |    |
| Value after reset: | 0  | 0  | 0          | 0  | 0  | 0  | 0          | 0  |

| Bit    | Symbol     | Bit Name     | Description   | R/W |
|--------|------------|--------------|---|-----|
| 7      | _          | Reserved     | This bit is always read as 0. The write value should always be 0. | —   |
| 6 to 4 | PA5MD[2:0] | PA5 function | 000: No function selected (initial value)                         | R/W |
|        |            | select       | 001: IRQ5 input   |     |
|        |            |              | 010: Setting prohibited   |     |
|        |            |              | 011: SCK3 input/output (SCI3_1)                                   |     |
|        |            |              | 100: TRAIO input/output (timer RA)                                |     |
|        |            |              | 101: FTIOB3 input/output (timer RD_1)*                            |     |
|        |            |              | 110: SCK3_3 input/output (SCI3_3)                                 |     |
|        |            |              | 111: Setting prohibited   |     |
| 3      |            | Reserved     | This bit is always read as 0. The write value should always be 0. |     |
| 2 to 0 | PA4MD[2:0] | PA4 function | 000: No function selected (initial value)                         | R/W |
|        |            | select       | 001: IRQ4 input   |     |
|        |            |              | 010: Setting prohibited   |     |
|        |            |              | 011: Setting prohibited   |     |
|        |            |              | 100: TRGB input (timer RB)  |     |
|        |            |              | 101: FTIOA3 input/output (timer RD_1)*                            |     |
|        |            |              | 110: Setting prohibited   |     |
|        |            |              | 111: Setting prohibited   |     |

Note: PMCRA3 is not available on the H8S/20223 group.

\* This function cannot be selected for the H8S/20103 group.

### (b) Port A Peripheral Function Mapping Register 4 (PMCRA4)

| Ac         | dress:                 | H'FF0067  |              |                          |                           |             |               |            |     |  |
|------------|------------------------|---|--------------|--------------------------|---------------------------|-------------|---------------|------------|-----|--|
|            | Bit:                   | b7  | b6           | b5                       | b4                        | b3          | b2            | b1         | b0  |  |
|            |                        | _   | PA           | 7MD[2:0]                 |                           | —           |               | PA6MD[2:0] |     |  |
| Value afte | r reset:               | 0   | 0            | 0                        | 0 0 0 0 0                 |             |               |            | 0   |  |
| Bit        | Sym                    | nbol  | Bit Name     | it Name Description      |                           |             |               |            |     |  |
| 7          | _                      |   | Reserved     | This<br>shou             | —                         |             |               |            |     |  |
| 6 to 4     | PA7                    | 7MD[2:0] PA7 function 000: No function selected (initial value) |              |                          |                           |             |               |            |     |  |
|            | select 001: IRQ7 input |   |              |                          |                           |             |               |            |     |  |
|            |                        |   |              | 010: Setting prohibited  |                           |             |               |            |     |  |
|            |                        |   |              | 011: TXD output (SCI3_1) |                           |             |               |            |     |  |
|            |                        |   |              | 100:                     | TREO out                  | put (timer  | RE)           |            |     |  |
|            |                        |   |              | 101:                     | FTIOD3 ir                 | nput/output | (timer RD     | _1)*       |     |  |
|            |                        |   |              | 110:                     | TXD_3 ou                  | tput (SCI3  | _3)           |            |     |  |
|            |                        |   |              | 111:                     | Setting pro               | ohibited    |               |            |     |  |
| 3          | —                      |   | Reserved     |                          | bit is alwa<br>uld always |             | 0. The writ   | te value   | —   |  |
| 2 to 0     | PA6                    | MD[2:0]   | PA6 function | 000:                     | No functio                | n selected  | (initial valu | ne)        | R/W |  |
|            |                        |   | select       | 001:                     | IRQ6 inpu                 | t           |               |            |     |  |
|            |                        |   |              | 010:                     | Setting pro               | ohibited    |               |            |     |  |
|            |                        |   |              | 011:                     | RXD input                 | t (SCI3_1)  |               |            |     |  |
|            |                        |   |              | 100:                     | TRBO out                  | put (timer  | RB)           |            |     |  |
|            |                        |   |              | 101:                     | FTIOC3 ir                 | nput/output | (timer RD     | _1)*       |     |  |
|            |                        |   |              | 110:                     | RXD_3 in                  | put (SCI3_  | 3)            |            |     |  |
|            |                        |   |              | 111:                     | Setting pro               | ohibited    |               |            |     |  |

Note: PMCRA4 is not available on the H8S/20223 group.

\* This function cannot be selected for the H8S/20103 group.



# 9.2 Usage Notes

#### 9.2.1 Procedures for Setting Multiplexed Port Functions

Use the following procedures to set a function for a multiplexed port.

- 1. Clear the relevant port mode register (PMR) bit to 0 to select the general input function.
- 2. Set PMCWPR to enable writing to the relevant peripheral function mapping register (PMCR).
- 3. Select a function using the peripheral function mapping register (PMCR).
- 4. Set the PMCRWE bit in PMCWPR to 0 to disable writing to PMCR.
- 5. Set the PMR bit to 1 as necessary to activate the selected multiplexed function.

#### 9.2.2 Notes on Setting PMC Registers

- 1. A function of a multiplexed port should be set when the relevant PMR bit is 0. If a function is set when PMR is 1, an unintended edge may be input for the input function or unintended pulses may be output for the output function.
- 2. Only the functions that can be selected by PMCR should be set. If the other functions are set, operation cannot be guaranteed.
- 3. The same function must not be assigned to multiple pins by the PMC.
- 4. Port A also has an analog input function for the A/D converter. When port A is used as analog input, the relevant bit in PMRA should be set to 0 to select general I/O.

# Section 10 I/O Ports

The H8S/20103 group has fifty-five general I/O ports, and the H8S/20223 and H8S/20203 groups each have sixty-nine general I/O ports. The general I/O ports are divided into three groups: the digital I/O ports that can also be used as I/O pins of the on-chip peripheral modules or external interrupt input pins, the ports that can also be used as analog input ports, and the ports that can also be used as external oscillation pins. Although all the ports are set as general input ports immediately after a reset, the pin functions can be selected by setting the appropriate register.

Pin functions of the digital I/O ports are selected by the peripheral function mapping controller (PMC). For details, see section 9, Peripheral I/O Mapping Controller. All pins of general I/O ports can be set as high-power ports. For the permissible total output current, see section 28, Electrical Characteristics.

# 10.1 Port 1

Figure 10.1 shows the pin configuration of port 1.




Figure 10.1 Port 1 Pin Configuration



Port 1 has the following registers.

- Port mode register 1 (PMR1)
- Port control register 1 (PCR1)
- Port data register 1 (PDR1)
- Port pull-up control register 1 (PUCR1)
- Port drive control register 1 (PDVR1)

### 10.1.1 Port Mode Register 1 (PMR1)

|       | Address: H   | H'FF0000 |         |   |                     |       |       |                         |       |  |  |
|-------|--------------|----------|---------|---|---------------------|-------|-------|-------------------------|-------|--|--|
|       | Bit:         | b7       | b6      | b5  | b4                  | b3    | b2    | b1                      | b0    |  |  |
|       |              | PMR17    | PMR16   | PMR15   | PMR14               | PMR13 | PMR12 | PMR11                   | PMR10 |  |  |
| Value | after reset: | 0        | 0       | 0   | 0                   | 0     | 0     | 0                       | 0     |  |  |
| Bit   | Symbo        | I Bit I  | Name    | Descrip   | tion                |       |       |                         | R/W   |  |  |
| 7     | PMR17        | Port     | 17 mode | 0: Gener  | 0: General I/O port |       |       |                         |       |  |  |
| 6     | PMR16        | Port     | 16 mode |   |                     |       |       |                         |       |  |  |
| 5     | PMR15        | Port     | 15 mode |   | ing controll        | ( )   |       |                         | R/W   |  |  |
| 4     | PMR14        | Port     | 14 mode |   | a register          |       |       | ion of the the function | R/W   |  |  |
| 3     | PMR13        | Port     | 13 mode | •   | by the PM           |       |       |                         | R/W   |  |  |
| 2     | PMR12        | Port     | 12 mode | In the H8S/20103 group, bits PMR14 and PMR10          |                     |       |       |                         | R/W   |  |  |
| 1     | PMR11        | Port     | 11 mode | are reserved. Only 0 should be written to these bits. |                     |       |       |                         |       |  |  |
| 0     | PMR10        | Port     | 10 mode |   | -                   |       |       |                         |       |  |  |

#### 10.1.2 Port Control Register 1 (PCR1)

Address: H'FFFFF0

Bit: b7 b6 b5 b3 b0 b4 b2 b1 PCR17 PCR16 PCR15 PCR14 PCR13 PCR12 PCR11 PCR10 0 0 0 0 0 0 0 0 Value after reset: Bit Symbol Bit Name Description R/W 7 PCR17 R/W Port 17 control 0: When the corresponding pin is designated as a general I/O port, the pin functions as an input 6 PCR16 Port 16 control R/W port. 5 PCR15 Port 15 control R/W 1: When the corresponding pin is designated as a 4 PCR14 Port 14 control R/W general I/O port, the pin functions as an output port. З PCR13 Port 13 control R/W When the corresponding pin is designated in PMR1 2 **PCR12** Port 12 control R/W as a general I/O pin, setting a PCR bit to 1 makes 1 PCR11 Port 11 control R/W the corresponding pin an output port, while clearing the bit to 0 makes the pin an input port. 0 R/W PCR10 Port 10 control In the H8S/20103 group, bits PCR14 and PCR10 are reserved. Only 0 should be written to these bits.

### 10.1.3 Port Data Register 1 (PDR1)

Address: H'FFFFE0

|         | Bit:         | b7     | b6        | b5         | b4   | b3                      | b2          | b1          | b0    |  |  |
|---------|--------------|--------|-----------|------------|--|-------------------------|-------------|-------------|-------|--|--|
|         | [            | PDR17  | PDR16     | PDR15      | PDR14  | PDR13                   | PDR12       | PDR11       | PDR10 |  |  |
| Value a | after reset: | 0      | 0         | 0          | 0  | 0                       | 0           | 0           | 0     |  |  |
| Bit     | Symbo        | ol Bit | Name      | Descrip    | tion   |                         |             |             | R/W   |  |  |
| 7       | PDR17        | ' Por  | t 17 data | 0: Low le  | evel   |                         |             |             | R/W   |  |  |
| 6       | PDR16        | 6 Por  | t 16 data | 1: High I  | 1: High level  |                         |             |             |       |  |  |
| 5       | PDR15        | i Por  | t 15 data |            | PDR1 is a register that stores output data for port 1  |                         |             |             |       |  |  |
| 4       | PDR14        | Por    | t 14 data | •          | nen PCR1<br>n PDR1 are   | bits are set<br>output. | to 1, the v | alues       | R/W   |  |  |
| 3       | PDR13        | B Por  | t 13 data |            |  | •                       | B1 bits are | e set to 1. | R/W   |  |  |
| 2       | PDR12        | Por    | t 12 data | the value  | _ When PDR1 is read while PCR1 bits are set to 1,<br>the values stored in PDR1 are read. If PDR1 is read |                         |             |             |       |  |  |
| 1       | PDR11        | Por    | t 11 data | while PC   | R/W  |                         |             |             |       |  |  |
| 0       | PDR10        | ) Por  | t 10 data | - read reg | – read regardless of the value stored in PDR1.   |                         |             |             |       |  |  |

# 10.1.4 Port Pull-Up Control Register 1 (PUCR1)

| Address: H'FF0010 |              |              |                      |                   |  |              |             |        |        |  |  |
|-------------------|--------------|--------------|----------------------|-------------------|--|--------------|-------------|--------|--------|--|--|
|                   | Bit:         | b7           | b6                   | b5                | b4   | b3           | b2          | b1     | b0     |  |  |
|                   |              | PUCR17       | PUCR16               | PUCR15            | PUCR14   | PUCR13       | PUCR12      | PUCR11 | PUCR10 |  |  |
| Value             | after reset: | 0            | 0                    | 0                 | 0  | 0            | 0           | 0      | 0      |  |  |
| Bit               | Symbol       | Bit          | Name                 | Descrip           | tion   |              |             |        | R/W    |  |  |
| 7                 | PUCR17       | ' Por<br>con | t 17 pull-up<br>trol |                   | 0: The pull-up MOS of corresponding pin is disabled. |              |             |        |        |  |  |
| 6                 | PUCR16       | Port<br>con  | t 16 pull-up<br>trol | 1: The p<br>enabl | ull-up MOS<br>ed.                                    | 6 of corresp | oonding pir | ı is   | R/W    |  |  |
| 5                 | PUCR15       | Por<br>con   | t 15 pull-up<br>trol |                   |  |              |             |        | R/W    |  |  |
| 4                 | PUCR14       | Port         | t 14 pull-up<br>trol | _                 |  |              |             |        | R/W    |  |  |
| 3                 | PUCR13       | Por<br>con   | t 13 pull-up<br>trol |                   |  |              |             |        | R/W    |  |  |
| 2                 | PUCR12       | Port<br>con  | t 12 pull-up<br>trol |                   |  |              |             |        | R/W    |  |  |
| 1                 | PUCR11       | Por<br>con   | t 11 pull-up<br>trol |                   |  |              |             |        | R/W    |  |  |
| 0                 | PUCR10       | Port<br>con  | t 10 pull-up<br>trol |                   |  |              |             |        | R/W    |  |  |



# 10.1.5 Port Drive Control Register 1 (PDVR1)

|       | Address:                     | H'FF0030      |                    |             |  |          |        |        |        |  |  |
|-------|------------------------------|---------------|--------------------|-------------|--|----------|--------|--------|--------|--|--|
|       | Bit:                         | b7            | b6                 | b5          | b4   | b3       | b2     | b1     | b0     |  |  |
|       |                              | PDVR17        | PDVR16             | PDVR15      | PDVR14   | PDVR13   | PDVR12 | PDVR11 | PDVR10 |  |  |
| Value | after reset:                 | 0             | 0                  | 0           | 0  | 0        | 0      | 0      | 0      |  |  |
| Bit   |                              |               | Descrip            | Description |  |          |        |        |        |  |  |
| 7     | PDVR                         |               | t 17 drive         | 0: Norma    | al output  |          |        |        | R/W    |  |  |
|       |                              | con           |                    | 1: High-o   | current driv   | e output |        |        | B/W    |  |  |
| 6     | PDVR16 Port 16 drive control |               |                    |             | PDVR1 is a register that controls drive capability of the output pins in a bit unit.               |          |        |        |        |  |  |
| 5     | PDVR                         | 15 Por<br>con | t 15 drive<br>trol |             | In the H8S/20103 group, bits PVDR14 and PVDR1 are reserved. Only 0 should be written to these bits |          |        |        |        |  |  |
| 4     | PDVR                         | 14 Por<br>con | t 14 drive<br>trol |             | -  |          |        |        | R/W    |  |  |
| 3     | PDVR                         | 13 Por<br>con | t 13 drive<br>trol |             |  |          |        |        | R/W    |  |  |
| 2     | PDVR                         | 12 Por<br>con | t 12 drive<br>trol |             |  |          |        |        | R/W    |  |  |
| 1     | PDVR                         | 11 Por<br>con | t 11 drive<br>trol |             |  |          |        |        | R/W    |  |  |
| 0     | PDVR                         | 10 Por<br>con | t 10 drive<br>trol |             |  |          |        |        | R/W    |  |  |

# 10.2 Port 2

Figure 10.2 shows the pin configuration of port 2.




Figure 10.2 Port 2 Pin Configuration

Port 2 has the following registers.

- Port mode register 2 (PMR2)
- Port control register 2 (PCR2)
- Port data register 2 (PDR2)
- Port pull-up control register 2 (PUCR2)
- Port drive control register 2 (PDVR2)



#### 10.2.1 Port Mode Register 2 (PMR2)

Address: H'FF0001

|         | Bit:         | b7    | b6        | b5      | b4  | b3    | b2    | b1                         | b0    |  |  |
|---------|--------------|-------|-----------|---------|---|-------|-------|----------------------------|-------|--|--|
|         | [            | PMR27 | PMR26     | PMR25   | PMR24   | PMR23 | PMR22 | PMR21                      | PMR20 |  |  |
| Value a | after reset: | 0     | 0         | 0       | 0   | 0     | 0     | 0                          | 0     |  |  |
| Bit     | Symbo        | l Bit | Name      | Descrip | tion  |       |       |                            | R/W   |  |  |
| 7       | PMR27        | ' Por | t 27 mode | 0: Gene | ral I/O port  |       |       |                            | R/W   |  |  |
| 6       | PMR26        | 6 Por | t 26 mode |         | 1: The function selected by the peripheral function |       |       |                            |       |  |  |
| 5       | PMR25        | i Por | t 25 mode | • •     | mapping controller (PMC).                           |       |       |                            |       |  |  |
| 4       | PMR24        | Por   | t 24 mode |         | a register  |       |       | ion of the<br>the function | R/W   |  |  |
| 3       | PMR23        | B Por | t 23 mode |         | by the PN   |       |       |                            | R/W   |  |  |
| 2       | PMR22        | Por   | t 22 mode | _       |   |       |       |                            | R/W   |  |  |
| 1       | PMR21        | Por   | t 21 mode | _       |   |       |       |                            | R/W   |  |  |
| 0       | PMR20        | ) Por | t 20 mode |         |   |       |       |                            | R/W   |  |  |

|         | Address: H'FFFF1 |        |              |  |              |            |             |           |       |  |  |  |
|---------|------------------|--------|--------------|--|--------------|------------|-------------|-----------|-------|--|--|--|
|         | Bit:             | b7     | b6           | b5   | b4           | b3         | b2          | b1        | b0    |  |  |  |
|         |                  | PCR27  | PCR26        | PCR25  | PCR24        | PCR23      | PCR22       | PCR21     | PCR20 |  |  |  |
| Value a | after reset:     | 0      | 0            | 0  | 0            | 0          | 0           | 0         | 0     |  |  |  |
| Bit     | Symbo            | ol Bit | Name         | Descrip  | tion         |            |             |           | R/W   |  |  |  |
| 7       | PCR27            | 7 Por  | t 27 control | ······································   |              |            |             |           |       |  |  |  |
| 6       | PCR26            | 6 Por  | t 26 control | <ul> <li>general I/O port, the pin functions as an input</li> <li>port.</li> </ul> |              |            |             |           |       |  |  |  |
| 5       | PCR25            | 5 Por  | t 25 control |  | the corres   | nondina ni | n is desian | ated as a | R/W   |  |  |  |
| 4       | PCR24            | Por    | t 24 control |  | al I/O port, |            | •           |           | R/W   |  |  |  |
| 3       | PCR23            | B Por  | t 23 control | port.  |              |            |             |           | R/W   |  |  |  |
| 2       | PCR22            | 2 Por  | t 22 control |  | a register   |            | •           | •         | R/W   |  |  |  |
| 1       | PCR21            | Por    | t 21 control | — units for pins to be used as general I/O ports of port ol 2.                     |              |            |             |           |       |  |  |  |
| 0       | PCR20            | ) Por  | t 20 control |  |              |            |             |           | R/W   |  |  |  |

#### 10.2.2 Port Control Register 2 (PCR2)

• PCR27 bit to PCR20 bit (port 27 to 20 control)

When the corresponding pin is designated in PMR2 as a general I/O pin, setting a PCR2 bit to 1 makes the corresponding pin an output port, while clearing the bit to 0 makes the pin an input port.



### 10.2.3 Port Data Register 2 (PDR2)

Address: H'FFFFE1

|         | Bit:         | b7    | b6      | b5                     | b4  | b3    | b2          | b1           | b0    |  |  |
|---------|--------------|-------|---------|------------------------|---|-------|-------------|--------------|-------|--|--|
|         |              | PDR27 | PDR26   | PDR25                  | PDR24   | PDR23 | PDR22       | PDR21        | PDR20 |  |  |
| Value a | after reset: | 0     | 0       | 0                      | 0   | 0     | 0           | 0            | 0     |  |  |
| Bit     | Symbo        | l Bit | Name    | Descrip                | tion  |       |             |              | R/W   |  |  |
| 7       | PDR27        | Por   | 27 data | 0: Low le              | evel  |       |             |              | R/W   |  |  |
| 6       | PDR26        | Por   | 26 data | 1: High l              | 1: High level   |       |             |              |       |  |  |
| 5       | PDR25        | Por   | 25 data |                        | 0   |       | •           | a for port 2 | R/W   |  |  |
| 4       | PDR24        | Por   | 24 data | •                      | PDR2 are  |       | to 1, the v | alues        | R/W   |  |  |
| 3       | PDR23        | Por   | 23 data |                        |   |       | R2 bits are | set to 1.    | R/W   |  |  |
| 2       | PDR22        | Por   | 22 data |                        | _When PDR2 is read while PCR2 bits are set to 1,<br>the values stored in PDR2 are read. If PDR2 is read |       |             |              |       |  |  |
| 1       | PDR21        | Por   | 21 data | while PC<br>— read reg | R/W   |       |             |              |       |  |  |
| 0       | PDR20        | Por   | 20 data | - reau reg             | R/W   |       |             |              |       |  |  |



#### 10.2.4 Port Pull-Up Control Register 2 (PUCR2)

Address: H'FF0011

Bit<sup>.</sup> b7 b6 b5 b3 b1 b0 b4 b2 PUCR27 PUCR26 PUCR25 PUCR24 PUCR23 PUCR22 PUCR21 PUCR20 0 0 0 0 0 0 0 0 Value after reset: Bit Symbol Bit Name Description R/W 7 PUCR27 0: The pull-up MOS of corresponding pin is R/W Port 27 pull-up control disabled. Port 26 pull-up R/W 6 PUCR<sub>26</sub> 1: The pull-up MOS of corresponding pin is enabled. control 5 PUCR2 is a register that controls the pull-up MOS PUCR25 Port 25 pull-up R/W in bit units of the pins set as the input ports. control Port 24 pull-up 4 PUCR24 R/W control 3 PUCR23 R/W Port 23 pull-up control 2 R/W PUCR22 Port 22 pull-up control 1 R/W PUCR21 Port 21 pull-up control 0 PUCR20 Port 20 pull-up R/W control

• PUCR27 bit to PUCR20 bit (port 27 to 20 pull-up control)

This function is valid only for the pin set as general input, and for the input pin with a function selected by the PMC.

# 10.2.5 Port Drive Control Register 2 (PDVR2)

|       | Address: H      | H'FF0031                     |                    |          |  |           |        |        |        |  |  |
|-------|-----------------|------------------------------|--------------------|----------|--|-----------|--------|--------|--------|--|--|
|       | Bit:            | b7                           | b6                 | b5       | b4   | b3        | b2     | b1     | b0     |  |  |
|       |                 | PDVR27                       | PDVR26             | PDVR25   | PDVR24   | PDVR23    | PDVR22 | PDVR21 | PDVR20 |  |  |
| Value | after reset:    | 0                            | 0                  | 0        | 0  | 0         | 0      | 0      | 0      |  |  |
| Bit   | Symbol Bit Name |                              | Descrip            | tion     |  |           |        | R/W    |        |  |  |
| 7     | PDVR2           |                              | t 27 drive         | 0: Norm  | al output  |           |        |        | R/W    |  |  |
|       |                 | con                          | trol               | 1: High- | current driv   | ve output |        |        | R/W    |  |  |
| 6     | PDVR2           | PDVR26 Port 26 drive control |                    |          | PDVR2 is a register that controls drive capability of the output pins in a bit unit. |           |        |        |        |  |  |
| 5     | PDVR2           | PDVR25 Port 25 drive control |                    |          |  |           |        |        | R/W    |  |  |
| 4     | PDVR2           | 24 Port                      | t 24 drive<br>trol |          |  |           |        |        | R/W    |  |  |
| 3     | PDVR2           | 23 Port<br>cont              | t 23 drive<br>trol |          |  |           |        |        | R/W    |  |  |
| 2     | PDVR2           | 22 Port<br>cont              | t 22 drive<br>trol |          |  |           |        |        | R/W    |  |  |
| 1     | PDVR2           | 21 Port<br>cont              | t 21 drive<br>trol |          |  |           |        |        | R/W    |  |  |
| 0     | PDVR2           | 20 Port<br>cont              | t 20 drive<br>trol |          |  |           |        |        | R/W    |  |  |



# 10.3 Port 3

Figure 10.3 shows the pin configuration of port 3.




Figure 10.3 Port 3 Pin Configuration

Port 3 has the following registers.

- Port mode register 3 (PMR3)
- Port control register 3 (PCR3)
- Port data register 3 (PDR3)
- Port pull-up control register 3 (PUCR3)
- Port drive control register 3 (PDVR3)



### 10.3.1 Port Mode Register 3 (PMR3)

Address: H'FF0002

|         | Bit:         | b7     | b6         | b5      | b4           | b3          | b2          | b1                         | b0    |
|---------|--------------|--------|------------|---------|--------------|-------------|-------------|----------------------------|-------|
|         |              | PMR37  | PMR36      | PMR35   | PMR34        | PMR33       | PMR32       | PMR31                      | PMR30 |
| Value a | after reset: | 0      | 0          | 0       | 0            | 0           | 0           | 0                          | 0     |
| Bit     | Symbo        | ol Bit | Name       | Descrip | otion        |             |             |                            | R/W   |
| 7       | PMR3         | 7 Poi  | rt 37 mode | 0: Gene | ral I/O port | İ           |             |                            | R/W   |
| 6       | PMR3         | 6 Poi  | rt 36 mode |         |              | ected by th | e periphera | al function                | R/W   |
| 5       | PMR3         | 5 Poi  | rt 35 mode |         | ing control  | , ,         |             |                            | R/W   |
| 4       | PMR34        | 4 Poi  | rt 34 mode |         | 0            | that select |             | ion of the<br>the function | R/W   |
| 3       | PMR3         | 3 Poi  | rt 33 mode |         | by the PM    |             |             |                            | R/W   |
| 2       | PMR3         | 2 Poi  | rt 32 mode |         |              |             |             |                            | R/W   |
| 1       | PMR3         | 1 Poi  | rt 31 mode |         |              |             |             |                            | R/W   |
| 0       | PMR3         | 0 Poi  | rt 30 mode |         |              |             |             |                            | R/W   |



|       | Address:     | H'FFFFF2 |   |  |              |       |       |              |       |  |
|-------|--------------|----------|---|--|--------------|-------|-------|--------------|-------|--|
|       | Bit:         | b7       | b6  | b5   | b4           | b3    | b2    | b1           | b0    |  |
|       |              | PCR37    | PCR36   | PCR35  | PCR34        | PCR33 | PCR32 | PCR31        | PCR30 |  |
| Value | after reset: | 0        | 0   | 0  | 0            | 0     | 0     | 0            | 0     |  |
| Bit   | Symbo        | ol Bit   | Name  | Descrip  | tion         |       |       |              | R/W   |  |
| 7     | PCR37        | 7 Por    | 37 control       0: When the corresponding pin is designated as a general I/O port, the pin functions as an input |  |              |       |       |              | R/W   |  |
| 6     | PCR36        | 6 Por    | t 36 control  | U  |              |       |       |              |       |  |
| 5     | PCR35        | 5 Por    | t 35 control  |  | R/W          |       |       |              |       |  |
| 4     | PCR34        | Por      | t 34 control  |  | al I/O port, | • • • | •     |              | R/W   |  |
| 3     | PCR33        | B Por    | t 33 control  | port.  |              |       |       |              | R/W   |  |
| 2     | PCR32        | 2 Por    | t 32 control  |  | 0            |       | •     | tputs in bit | R/W   |  |
| 1     | PCR31        | Por      | t 31 control  | — units for pins to be used as general I/O ports of port $3_{.}$ |              |       |       |              |       |  |
| 0     | PCR30        | ) Por    | t 30 control  |  |              |       |       |              | R/W   |  |

### 10.3.2 Port Control Register 3 (PCR3)

• PCR37 bit to PCR30 bit (port 37 to 30 control)

When the corresponding pin is designated in PMR3 as a general I/O pin, setting a PCR3 bit to 1 makes the corresponding pin an output port, while clearing the bit to 0 makes the pin an input port.



### 10.3.3 Port Data Register 3 (PDR3)

Address: H'FFFFE2

|         | Bit:         | b7    | b6        | b5                     | b4            | b3           | b2          | b1           | b0    |  |  |
|---------|--------------|-------|-----------|------------------------|---------------|--------------|-------------|--------------|-------|--|--|
|         | [            | PDR37 | PDR36     | PDR35                  | PDR34         | PDR33        | PDR32       | PDR31        | PDR30 |  |  |
| Value a | after reset: | 0     | 0         | 0                      | 0             | 0            | 0           | 0            | 0     |  |  |
| Bit     | Symbo        | l Bit | Name      | Descrip                | tion          |              |             |              | R/W   |  |  |
| 7       | PDR37        | Por   | t 37 data | 0: Low le              | evel          |              |             |              | R/W   |  |  |
| 6       | PDR36        | Por   | t 36 data | 1: High I              | 1: High level |              |             |              |       |  |  |
| 5       | PDR35        | Por   | t 35 data |                        | 0             |              |             | a for port 3 | R/W   |  |  |
| 4       | PDR34        | Por   | t 34 data |                        | PDR3 are      | bits are set | to 1, the v | alues        | R/W   |  |  |
| 3       | PDR33        | Por   | t 33 data |                        |               | d while PC   | R3 bits are | set to 1     | R/W   |  |  |
| 2       | PDR32        | Por   | t 32 data |                        |               |              |             | DR3 is read  | R/W   |  |  |
| 1       | PDR31        | Por   | t 31 data | while PC<br>— read reg | states are    | R/W          |             |              |       |  |  |
| 0       | PDR30        | Por   | t 30 data | — reau reg             |               | uie value s  |             | J110.        | R/W   |  |  |



b0

PUCR30

0

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

#### 10.3.4 Port Pull-Up Control Register 3 (PUCR3)

Address: H'FF0012 Bit: b7 b6 b5 b4 b3 b2 b1 PUCR37 PUCR36 PUCR35 PUCR34 PUCR33 PUCR32 PUCR31 0 0 0 0 0 0 0 Value after reset: Bit Symbol Bit Name Description 7 PUCR37 Port 37 pull-up 0: The pull-up MOS of corresponding pin is control disabled. 6 PUCR36 Port 36 pull-up 1: The pull-up MOS of corresponding pin is enabled. control 5 PUCR3 is a register that controls the pull-up MOS PUCR35 Port 35 pull-up in bit units of the pins set as the input ports. control Port 34 pull-up 4 PUCR34 control 3 PUCR33 Port 33 pull-up control 2 PUCR32 Port 32 pull-up control 1 PUCR31 Port 31 pull-up control 0 PUCR30 Port 30 pull-up

• PUCR37 bit to PUCR30 bit (port 37 to 30 pull-up control)

control

This function is valid only for the pin set as general input, and for the input pin with a function selected by the PMC.

# 10.3.5 Port Drive Control Register 3 (PDVR3)

Address: H'FF0032

|       | Bit:         | b7            | b6                  | b5       | b4                            | b3        | b2           | b1           | b0     |
|-------|--------------|---------------|---------------------|----------|-------------------------------|-----------|--------------|--------------|--------|
|       | [            | PDVR37        | PDVR36              | PDVR35   | PDVR34                        | PDVR33    | PDVR32       | PDVR31       | PDVR30 |
| Value | after reset: | 0             | 0                   | 0        | 0                             | 0         | 0            | 0            | 0      |
| Bit   | Symbo        | ol Bit        | Name                | Descrip  | otion                         |           |              |              | R/W    |
| 7     | PDVR         | 37 Por        | t 37 drive          | 0: Norm  | al output                     |           |              |              | R/W    |
|       |              | con           | trol                | 1: High- | current driv                  | /e output |              |              |        |
| 6     | PDVR         | 36 Por<br>con | t 36 drive<br>Itrol |          | is a registe<br>out pins in a |           | rols drive c | apability of | R/W    |
| 5     | PDVR         | 35 Por<br>con | t 35 drive<br>trol  | _        |                               |           |              |              | R/W    |
| 4     | PDVR         | 34 Por<br>con | t 34 drive<br>trol  |          |                               |           |              |              | R/W    |
| 3     | PDVR         | 33 Por<br>con | t 33 drive<br>trol  |          |                               |           |              |              | R/W    |
| 2     | PDVR         | 32 Por<br>con | t 32 drive<br>Itrol |          |                               |           |              |              | R/W    |
| 1     | PDVR         | 31 Por<br>con | t 31 drive<br>trol  |          |                               |           |              |              | R/W    |
| 0     | PDVR         | 30 Por<br>con | t 30 drive<br>trol  |          |                               |           |              |              | R/W    |

# 10.4 Port 5

Figure 10.4 shows the pin configuration of port 5.




Figure 10.4 Port 5 Pin Configuration

Port 5 has the following registers.

- Port mode register 5 (PMR5)
- Port control register 5 (PCR5)
- Port data register 5 (PDR5)
- Port pull-up control register 5 (PUCR5)
- Port drive control register 5 (PDVR5)



#### 10.4.1 Port Mode Register 5 (PMR5)

Address: H'FF0004

|         | Bit:         | b7     | b6        | b5       | b4           | b3          | b2    | b1                      | b0    |
|---------|--------------|--------|-----------|----------|--------------|-------------|-------|-------------------------|-------|
|         | [            | PMR57  | PMR56     | PMR55    | PMR54        | PMR53       | PMR52 | PMR51                   | PMR50 |
| Value a | after reset: | 0      | 0         | 0        | 0            | 0           | 0     | 0                       | 0     |
| Bit     | Symbo        | ol Bit | Name      | Descrip  | otion        |             |       |                         | R/W   |
| 7       | PMR57        | 7 Por  | t 57 mode | 0: Gene  | ral I/O port | 1           |       |                         | R/W   |
| 6       | PMR56        | 6 Por  | t 56 mode | 1: The f | R/W          |             |       |                         |       |
| 5       | PMR5         | 5 Por  | t 55 mode |          | ing control  | ( )         |       |                         | R/W   |
| 4       | PMR54        | 4 Por  | t 54 mode |          | 0            | that select |       | ion of the the function | R/W   |
| 3       | PMR53        | 3 Por  | t 53 mode |          | by the PM    |             |       |                         | R/W   |
| 2       | PMR52        | 2 Por  | t 52 mode |          |              |             |       |                         | R/W   |
| 1       | PMR5         | 1 Por  | t 51 mode |          |              |             |       |                         | R/W   |
| 0       | PMR50        | ) Por  | t 50 mode |          |              |             |       |                         | R/W   |



|         | Address: H   | l'FFFFF4  |              |       |  |           |       |              |       |  |
|---------|--------------|---|--------------|-------|--|-----------|-------|--------------|-------|--|
|         | Bit:         | b7  | b6           | b5    | b4   | b3        | b2    | b1           | b0    |  |
|         | [            | PCR57   | PCR56        | PCR55 | PCR54  | PCR53     | PCR52 | PCR51        | PCR50 |  |
| Value a | after reset: | 0   | 0            | 0     | 0  | 0         | 0     | 0            | 0     |  |
| Bit     | Symbo        | Bit Name         Description           Port 57 control         0: When the corresponding pin is designated as a |              |       |  |           |       |              | R/W   |  |
| 7       | PCR57        | ' Por   | t 57 control |       | R/W  |           |       |              |       |  |
| 6       | PCR56        | 6 Por   | t 56 control | 0     | 0: When the corresponding pin is designated as a<br>general I/O port, the pin functions as an input<br>port. |           |       |              |       |  |
| 5       | PCR55        | 5 Por   | t 55 control |       | R/W  |           |       |              |       |  |
| 4       | PCR54        | Por   | t 54 control |       | ral I/O port,  | • • •     | •     |              | R/W   |  |
| 3       | PCR53        | B Por   | t 53 control | port. |  |           |       |              | R/W   |  |
| 2       | PCR52        | 2 Por   | t 52 control |       | 0  |           | •     | tputs in bit | R/W   |  |
| 1       | PCR51        | Por   | t 51 control |       | pins to be   | useu as y |       |              | R/W   |  |
| 0       | PCR50        | ) Por   | t 50 control |       |  |           |       |              | R/W   |  |

#### 10.4.2 Port Control Register 5 (PCR5)

• PCR57 bit to PCR50 bit (port 57 to 50 control)

When the corresponding pin is designated in PMR5 as a general I/O pin, setting a PCR5 bit to 1 makes the corresponding pin an output port, while clearing the bit to 0 makes the pin an input port.



#### 10.4.3 Port Data Register 5 (PDR5)

Address: H'FFFFE4

|         | Bit:         | b7    | b6        | b5         | b4                    | b3         | b2                          | b1           | b0    |  |  |
|---------|--------------|-------|-----------|------------|-----------------------|------------|-----------------------------|--------------|-------|--|--|
|         | [            | PDR57 | PDR56     | PDR55      | PDR54                 | PDR53      | PDR52                       | PDR51        | PDR50 |  |  |
| Value a | after reset: | 0     | 0         | 0          | 0                     | 0          | 0                           | 0            | 0     |  |  |
| Bit     | Symbo        | l Bit | Name      | Descrip    | tion                  |            |                             |              | R/W   |  |  |
| 7       | PDR57        | Por   | t 57 data | 0: Low le  | evel                  |            |                             |              | R/W   |  |  |
| 6       | PDR56        | Por   | t 56 data | 1: High l  | 1: High level         |            |                             |              |       |  |  |
| 5       | PDR55        | Por   | t 55 data |            | 0                     |            |                             | a for port 5 | R/W   |  |  |
| 4       | PDR54        | Por   | 54 data   |            | en PCR5 t<br>PDR5 are |            | to 1, the v                 | alues        | R/W   |  |  |
| 3       | PDR53        | Por   | t 53 data |            |                       | •          | R5 bits are                 | set to 1     | R/W   |  |  |
| 2       | PDR52        | Por   | 52 data   | the value  | es stored ir          | n PDR5 are | e read. If Pl               | DR5 is read  | R/W   |  |  |
| 1       | PDR51        | Por   | 51 data   |            |                       |            | o 0, the pin<br>tored in PE | states are   | R/W   |  |  |
| 0       | PDR50        | Por   | 50 data   | - reau reg |                       |            |                             | /113.        | R/W   |  |  |



|       | Address: H'F | F0014 |                        |                   |   |             |             |             |        |  |  |  |
|-------|--------------|-------|------------------------|-------------------|---|-------------|-------------|-------------|--------|--|--|--|
|       | Bit:         | b7    | b6                     | b5                | b4  | b3          | b2          | b1          | b0     |  |  |  |
|       |              | _     | _                      | PUCR55            | PUCR54  | PUCR53      | PUCR52      | PUCR51      | PUCR50 |  |  |  |
| Value | after reset: | 0     | 0                      | 0                 | 0   | 0           | 0           | 0           | 0      |  |  |  |
| Bit   | Symbol       | Bit   | Name                   | Descrip           | otion   |             |             |             | R/W    |  |  |  |
| 7     | —            | Re    | served                 |                   | its are read  | d as 0. The | write value | e should be |        |  |  |  |
| 6     | _            | Re    | served                 | <u> </u>          | )   |             |             |             |        |  |  |  |
| 5     | PUCR55       |       | rt 55 pull-up<br>ntrol | 0: The p<br>disab | oull-up MOS<br>led.                                 | S of corres | oonding pir | ı is        | R/W    |  |  |  |
| 4     | PUCR54       |       | rt 54 pull-up<br>ntrol |                   | 1: The pull-up MOS of corresponding pin is enabled. |             |             |             |        |  |  |  |
| 3     | PUCR53       |       | rt 53 pull-up<br>ntrol |                   | is a registe<br>its of the pi                       |             |             | -           | R/W    |  |  |  |
| 2     | PUCR52       |       | rt 52 pull-up<br>ntrol | ,                 |   |             |             |             | R/W    |  |  |  |
| 1     | PUCR51       |       | rt 51 pull-up<br>ntrol | )                 |   |             |             |             | R/W    |  |  |  |
| 0     | PUCR50       |       | rt 50 pull-up<br>ntrol |                   |   |             |             |             | R/W    |  |  |  |

### 10.4.4 Port Pull-Up Control Register 5 (PUCR5)

• PUCR55 bit to PUCR50 bit (port 55 to 50 pull-up control)

This function is valid only for the pin set as general input, and for the input pin with a function selected by the PMC.



#### 10.4.5 Port Drive Control Register 5 (PDVR5)

|       | Address: H'I | FF0034 |                       |          |                               |             |              |                          |        |  |  |
|-------|--------------|--------|-----------------------|----------|-------------------------------|-------------|--------------|--------------------------|--------|--|--|
|       | Bit:         | b7     | b6                    | b5       | b4                            | b3          | b2           | b1                       | b0     |  |  |
|       |              | _      | -                     | PDVR55   | PDVR54                        | PDVR53      | PDVR52       | PDVR51                   | PDVR50 |  |  |
| Value | after reset: | 0      | 0                     | 0        | 0                             | 0           | 0            | 0                        | 0      |  |  |
| Bit   | Symbol       | Bi     | t Name                | Descrip  | otion                         |             |              |                          | R/W    |  |  |
| 7     |              | Re     | eserved               | This bit | is read as                    | 0. The writ | e value sho  | ould be 0.               | _      |  |  |
| 6     |              | Re     | eserved               |          |                               |             |              |                          | _      |  |  |
| 5     | PDVR5        | 5 Pc   | ort 55 drive          | 0: Norm  | 0: Normal output              |             |              |                          |        |  |  |
|       |              | CO     | ntrol                 | 1: High- | 1: High-current drive output  |             |              |                          |        |  |  |
| 4     | PDVR54       |        | ort 54 drive<br>ntrol |          | is a registe<br>out pins in a |             | rols drive c | apability of             | R/W    |  |  |
| 3     | PDVR5        |        | ort 53 drive<br>ntrol |          | ins P56 an<br>Iction as NI    |             |              | eral output,<br>and thus | R/W    |  |  |
| 2     | PDVR52       |        | ort 52 drive<br>ntrol |          | pability car                  |             |              |                          | R/W    |  |  |
| 1     | PDVR5        |        | ort 51 drive<br>ntrol |          |                               |             |              |                          | R/W    |  |  |
| 0     | PDVR50       |        | ort 50 drive<br>ntrol |          |                               |             |              |                          | R/W    |  |  |

Note: When pins P56 and P57 are set as general output, they function as NMOS push-pull output, and have characteristics different from those of other CMOS outputs. When set as SDA and SCL of IIC2, they function as NMOS open-drain output. For details, see section 28, Electrical Characteristics.

# 10.5 Port 6

Figure 10.5 shows the pin configuration of port 6.




Figure 10.5 Port 6 Pin Configuration

Port 6 has the following registers.

- Port mode register 6 (PMR6)
- Port control register 6 (PCR6)
- Port data register 6 (PDR6)
- Port pull-up control register 6 (PUCR6)
- Port drive control register 6 (PDVR6)



### 10.5.1 Port Mode Register 6 (PMR6)

Address: H'FF0005

|         | Bit:         | b7     | b6        | b5      | b4           | b3          | b2         | b1                         | b0    |
|---------|--------------|--------|-----------|---------|--------------|-------------|------------|----------------------------|-------|
|         | [            | PMR67  | PMR66     | PMR65   | PMR64        | PMR63       | PMR62      | PMR61                      | PMR60 |
| Value a | after reset: | 0      | 0         | 0       | 0            | 0           | 0          | 0                          | 0     |
| Bit     | Symbo        | ol Bit | Name      | Descrip | otion        |             |            |                            | R/W   |
| 7       | PMR67        | 7 Por  | t 67 mode | 0: Gene | ral I/O port | İ           |            |                            | R/W   |
| 6       | PMR66        | 6 Por  | t 66 mode |         |              | ected by th | e peripher | al function                | R/W   |
| 5       | PMR65        | 5 Por  | t 65 mode |         | ing control  | , ,         |            |                            | R/W   |
| 4       | PMR64        | 1 Por  | t 64 mode |         | 0            | that select |            | ion of the<br>the function | R/W   |
| 3       | PMR63        | B Por  | t 63 mode |         | by the PN    |             |            |                            | R/W   |
| 2       | PMR62        | 2 Por  | t 62 mode |         |              |             |            |                            | R/W   |
| 1       | PMR61        | l Por  | t 61 mode |         |              |             |            |                            | R/W   |
| 0       | PMR60        | ) Por  | t 60 mode |         |              |             |            |                            | R/W   |



|       | Address: H   | l'FFFF5  |              |  |               |       |       |              |       |
|-------|--------------|--|--------------|--|---------------|-------|-------|--------------|-------|
|       | Bit:         | b7   | b6           | b5   | b4            | b3    | b2    | b1           | b0    |
|       |              | PCR67  | PCR66        | PCR65  | PCR64         | PCR63 | PCR62 | PCR61        | PCR60 |
| Value | after reset: | 0  | 0            | 0  | 0             | 0     | 0     | 0            | 0     |
| Bit   | Symbo        | ol Bit   | Name         | Descrip  | otion         |       |       |              | R/W   |
| 7     | PCR67        | CR67       Port 67 control       0: When the corresponding pin is designated as a         CR66       Port 66 control       general I/O port, the pin functions as an input |              |  |               |       |       | R/W          |       |
| 6     | PCR66        | 3 Por  | t 66 control | rol general I/O port, the pin functions as an input R        |               |       |       | R/W          |       |
| 5     | PCR65        | 5 Por  | t 65 control |  | R/W           |       |       |              |       |
| 4     | PCR64        | Por  | t 64 control |  | ral I/O port, |       | •     |              | R/W   |
| 3     | PCR63        | 3 Por  | t 63 control | port.  |               |       |       |              | R/W   |
| 2     | PCR62        | Por  | t 62 control |  | 0             |       | •     | tputs in bit | R/W   |
| 1     | PCR61        | Por  | t 61 control | units for pins to be used as general I/O ports of port to 6. |               |       |       |              |       |
| 0     | PCR60        | ) Por  | t 60 control |  |               |       |       |              | R/W   |

### 10.5.2 Port Control Register 6 (PCR6)

• PCR67 bit to PCR60 bit (port 67 to 60 control)

When the corresponding pin is designated in PMR6 as a general I/O pin, setting a PCR6 bit to 1 makes the corresponding pin an output port, while clearing the bit to 0 makes the pin an input port.



### 10.5.3 Port Data Register 6 (PDR6)

Address: H'FFFFE5

|         | Bit:         | b7     | b6        | b5         | b4                     | b3                       | b2          | b1            | b0    |
|---------|--------------|--------|-----------|------------|------------------------|--------------------------|-------------|---------------|-------|
|         | [            | PDR67  | PDR66     | PDR65      | PDR64                  | PDR63                    | PDR62       | PDR61         | PDR60 |
| Value a | after reset: | 0      | 0         | 0          | 0                      | 0                        | 0           | 0             | 0     |
| Bit     | Symbo        | ol Bit | Name      | Descrip    | tion                   |                          |             |               | R/W   |
| 7       | PDR67        | 7 Por  | t 67 data | 0: Low le  | evel                   |                          |             |               | R/W   |
| 6       | PDR66        | 6 Por  | t 66 data | 1: High I  | evel                   |                          |             |               | R/W   |
| 5       | PDR65        | 5 Por  | t 65 data |            | •                      |                          | •           | ta for port 6 | R/W   |
| 4       | PDR64        | 1 Por  | t 64 data | •          | ien PCR6<br>i PDR6 are | bits are set             | to 1, the v | alues         | R/W   |
| 3       | PDR63        | 3 Por  | t 63 data |            |                        | d while PC               | R6 bits are | e set to 1.   | R/W   |
| 2       | PDR62        | 2 Por  | t 62 data | -          |                        |                          |             | ,             | R/W   |
| 1       | PDR61        | l Por  | t 61 data |            |                        | e cleared to the value s | · •         | states are    | R/W   |
| 0       | PDR60        | ) Por  | t 60 data | - read reg |                        | ine value a              |             | 5110.         | R/W   |



### 10.5.4 Port Pull-Up Control Register 6 (PUCR6)

|         | Address: H'FF0015              |               |                      |  |        |        |        |        |        |  |
|---------|--------------------------------|---------------|----------------------|--|--------|--------|--------|--------|--------|--|
|         | Bit:                           | b7            | b6                   | b5   | b4     | b3     | b2     | b1     | b0     |  |
|         |                                | PUCR67        | PUCR66               | PUCR65   | PUCR64 | PUCR63 | PUCR62 | PUCR61 | PUCR60 |  |
| Value a | fter reset:                    | 0             | 0                    | 0  | 0      | 0      | 0      | 0      | 0      |  |
| Bit     | Symbol Bit Name                |               | Name                 | Descrip  | R/W    |        |        |        |        |  |
| 7       | PUCR67 Port 67 pull-up control |               |                      | 0: The pull-up MOS of corresponding pin is disabled.   |        |        |        |        |        |  |
| 6       |                                |               | t 66 pull-up<br>trol | <ul> <li>The pull-up MOS of corresponding pin is<br/>enabled.</li> </ul>                           |        |        |        | R/W    |        |  |
| 5       | PUCR                           | 65 Por<br>con | t 65 pull-up<br>trol | PUCR6 is a register that controls the pull-up MOS in bit units of the pins set as the input ports. |        |        |        | R/W    |        |  |
| 4       | PUCR                           | 64 Por<br>con | t 64 pull-up<br>trol |  |        |        |        |        | R/W    |  |
| 3       | PUCR                           | 63 Por<br>con | t 63 pull-up<br>trol |  |        |        |        |        | R/W    |  |
| 2       | PUCR                           | 62 Por<br>con | t 62 pull-up<br>trol |  |        |        |        |        | R/W    |  |
| 1       | PUCR                           | 61 Por<br>con | t 61 pull-up<br>trol |  |        |        |        |        | R/W    |  |
| 0       | PUCR                           | 60 Por<br>con | t 60 pull-up<br>trol | 1  |        |        |        |        | R/W    |  |

• PUCR67 bit to PUCR60 bit (port 67 to 60 pull-up control)

This function is valid only for the pin set as general input, and for the input pin with a function selected by the PMC.


#### 10.5.5 Port Drive Control Register 6 (PDVR6)

Address: H'FF0035

|                    | Bit:            | b7                           | b6                 | b5                           | b4   | b3     | b2     | b1     | b0     |  |
|--------------------|-----------------|------------------------------|--------------------|------------------------------|--|--------|--------|--------|--------|--|
|                    | [               | PDVR67                       | PDVR66             | PDVR65                       | PDVR64   | PDVR63 | PDVR62 | PDVR61 | PDVR60 |  |
| Value after reset: |                 | 0                            | 0                  | 0                            | 0  | 0      | 0      | 0      | 0      |  |
| Bit                | Symbol Bit Name |                              | Descrip            | Description                  |  |        |        |        |        |  |
| 7                  | 7 PDVR67        |                              | Port 67 drive      |                              | 0: Normal output   |        |        |        |        |  |
| contr              |                 |                              | trol               | 1: High-current drive output |  |        |        |        |        |  |
| 6                  | PDVR6           | R66 Port 66 drive<br>control |                    |                              | PDVR6 is a register that controls drive capability of the output pins in a bit unit. |        |        |        |        |  |
| 5                  |                 |                              | t 65 drive<br>trol |                              | ·  |        |        |        | R/W    |  |
| 4                  | PDVR6           | 4 Por<br>con                 | t 64 drive<br>trol |                              |  |        |        |        | R/W    |  |
| 3                  | PDVR6           | 3 Por<br>con                 | t 63 drive<br>trol |                              |  |        |        |        | R/W    |  |
| 2                  | PDVR6           | 2 Por<br>con                 | t 62 drive<br>trol |                              |  |        |        |        | R/W    |  |
| 1                  | PDVR6           | 1 Por<br>con                 | t 61 drive<br>trol |                              |  |        |        |        | R/W    |  |
| 0                  | PDVR6           | 0 Por<br>con                 | t 60 drive<br>trol |                              |  |        |        |        | R/W    |  |

# 10.6 Port 8

Figure 10.6 shows the pin configuration of port 8.



#### Figure 10.6 Port 8 Pin Configuration

Port 8 has the following registers.

- Port mode register 8 (PMR8)
- Port control register 8 (PCR8)
- Port data register 8 (PDR8)
- Port pull-up control register 8 (PUCR8)
- Port drive control register 8 (PDVR8)



#### 10.6.1 Port Mode Register 8 (PMR8)

Address: H'FF0005

|                   | Bit:            | b7            | b6   | b5      | b4  | b3    | b2    | b1    | b0       |  |
|-------------------|-----------------|---------------|--|---------|---|-------|-------|-------|----------|--|
|                   | [               | PMR67         | PMR66  | PMR65   | PMR64   | PMR63 | PMR62 | PMR61 | PMR60    |  |
| Value a           | after reset:    | 0             | 0  | 0       | 0   | 0     | 0     | 0     | 0        |  |
| Bit               | Symbol Bit Name |               |  | Descrip | Description   |       |       |       |          |  |
| 7                 | PMR87           | 7 Por         | Port 87 mode 0: General I/O port   |         |   |       |       |       | R/W      |  |
| 6                 | PMR86           | 6 Por         | t 86 mode  |         | 1: The function selected by the peripheral function |       |       |       |          |  |
| 5                 | PMR85           | 5 Por         | Port 85 mode         mapping controller (PMC).           PMR8 is a register that selects the function of the multiplexed pins: general I/O function or the function selected by the PMC. |         |   |       |       |       | R/W<br>n |  |
| 4 to 0 — Reserved |                 | These b<br>0. | )  |         |   |       |       |       |          |  |



|       | Address: H  | H'FFFFF7 |             |                |              |             |              |                           |     |
|-------|---|----------|-------------|----------------|--------------|-------------|--------------|---------------------------|-----|
|       | Bit:  | b7       | b6          | b5             | b4           | b3          | b2           | b1                        | b0  |
|       |   | PCR87    | PCR86       | PCR85          | _            | _           | _            | _                         | _   |
| Value | after reset:  | 0        | 0           | 0              | 0            | 0           | 0            | 0                         | 0   |
| Bit   | Symbo   | ol Bit   | Name        | Descr          | iption       |             |              |                           | R/W |
| 7     | PCR87   | 7 Por    | t 87 contro |                |              |             |              | gnated as a               | R/W |
| 6     | PCR86 Port 86 control general I/O port, the pin functions as an input port. |          |             |                |              |             | R/W          |                           |     |
| 5     | port.   |          |             |                |              |             | R/W          |                           |     |
|       |   |          |             |                | or pins to b |             |              | outputs in bi<br>ports of | it  |
| 4 to  | 0 —   | Res      | served      | These<br>be 0. | bits are rea | ad as 0. Th | ne write val | ue should                 | —   |

## 10.6.2 Port Control Register 8 (PCR8)

• PCR87 bit to PCR85 bit (port 87 to 85 control)

When the corresponding pin is designated in PMR8 as a general I/O pin, setting a PCR8 bit to 1 makes the corresponding pin an output port, while clearing the bit to 0 makes the pin an input port.



# 10.6.3 Port Data Register 8 (PDR8)

Address: H'FFFFE7

|         | Bit:         | b7    | b6        | b5               | b4                                       | b3  | b2                          | b1                        | b0  |
|---------|--------------|-------|-----------|------------------|--|---|-----------------------------|---------------------------|-----|
|         |              | PDR87 | PDR86     | PDR85            | —  | —   | —                           | _                         | _   |
| Value a | after reset: | 0     | 0         | 0                | 0  | 0   | 0                           | 0                         | 0   |
| Bit     | Symbo        | l Bit | Name      | Descr            | iption                                   |   |                             |                           | R/W |
| 7       | PDR87        | Por   | t 87 data | 0: Low           | / level                                  |   |                             |                           | R/W |
| 6       | PDR86        | Por   | t 86 data | 1: Higl          | n level                                  |   |                             |                           | R/W |
| 5       | PDR85        | Por   | t 85 data | 8 pins           | 0  | R8 bits are   |                             | ata for port<br>ne values | R/W |
|         |              |       |           | the va<br>read w | lues stored<br>/hile PCR8<br>are read re | ead while P<br>I in PDR8 a<br>bits are cle<br>egardless c | are read. If<br>eared to 0, | the pin                   |     |
| 4 to (  | ) —          | Res   | served    | These<br>be 0.   | bits are re                              | ad as 0. Th   | ne write val                | lue should                | —   |



|       | Address: I                        | H'FF0017 |                       |                |  |             |              |           |     |  |
|-------|-----------------------------------|----------|-----------------------|----------------|--|-------------|--------------|-----------|-----|--|
|       | Bit:                              | b7       | b6                    | b5             | b4   | b3          | b2           | b1        | b0  |  |
|       |                                   | PUCR87   | PUCR86                | PUCR85         | _  | _           | _            | _         | _   |  |
| Value | after reset:                      | 0        | 0                     | 0              | 0 0 0 0 0  |             |              |           | 0   |  |
| Bit   | Bit Name PUCR87 Port 87 pull-up   |          |                       |                | ption  |             |              |           | R/W |  |
| 7     | PUCR87 Port 87 pull-up<br>control |          |                       | 0: The<br>disa | pull-up MC<br>bled.  | S of corres | sponding p   | in is     | R/W |  |
| 6     | PUCR                              |          | t 86 pull-up<br>itrol | 1: The<br>enat | pull-up MC<br>bled.  | S of corres | sponding p   | in is     | R/W |  |
| 5     | PUCR85 Port 85 pull-up<br>control |          |                       |                | PUCR8 is a register that controls the pull-up MOS in bit units of the pins set as the input ports. |             |              |           |     |  |
| 4 to  |                                   |          |                       | These<br>be 0. | bits are rea   | ad as 0. Th | e write valu | ue should | _   |  |

# 10.6.4 Port Pull-Up Control Register 8 (PUCR8)

• PUCR87 bit to PUCR85 bit (port 87 to 85 pull-up control) This function is valid only for the pin set as general input, and for the input pin with a function selected by the PMC.



## 10.6.5 Port Drive Control Register 8 (PDVR8)

|       | Address: H                                | H'FF0037      |                    |                |                             |             |              |               |        |
|-------|---|---------------|--------------------|----------------|-----------------------------|-------------|--------------|---------------|--------|
|       | Bit:                                      | b7            | b6                 | b5             | b4                          | b3          | b2           | b1            | b0     |
|       |   | PDVR87        | PDVR86             | PDVR85         | _                           | _           | _            | —             | —      |
| Value | after reset:                              | 0             | 0                  | 0              | 0                           | 0           | 0            | 0             | 0      |
| Bit   | t Symbol Bit Name<br>PDVR87 Port 87 drive |               |                    |                | ption                       |             |              |               | R/W    |
| 7     |   |               |                    |                |                             |             | R/W          |               |        |
|       | control 1: High-current                   |               |                    |                | n-current dr                | ive output  |              |               |        |
| 6     | PDVR                                      | B6 Por<br>con | t 86 drive<br>trol |                | 3 is a regis<br>put pins in |             | ntrols drive | capability of | of R/W |
| 5     | PDVR                                      | 85 Por<br>con | t 85 drive<br>trol |                |                             |             |              |               | R/W    |
| 4 to  | 0 —                                       | Res           | served             | These<br>be 0. | bits are rea                | ad as 0. Th | e write val  | ue should     | —      |

# 10.6.6 Notes on Using Port 8

When using on-chip debugger function, set port 8 as general I/O port using PMR8.



# 10.7 Port 9

Figure 10.7 shows the pin configuration of port 9. Port 9 is not available on the H8S/20103 group.




Figure 10.7 Port 9 Pin Configuration

Port 9 has the following registers.

- Port mode register 9 (PMR9)
- Port control register 9 (PCR9)
- Port data register 9 (PDR9)
- Port pull-up control register 9 (PUCR9)
- Port drive control register 9 (PDVR9)



## 10.7.1 Port Mode Register 9 (PMR9)

Address: H'FF0008

|         | Bit:         | b7    | b6        | b5        | b4           | b3          | b2    | b1                      | b0    |
|---------|--------------|-------|-----------|-----------|--------------|-------------|-------|-------------------------|-------|
|         | [            | PMR97 | PMR96     | PMR95     | PMR94        | PMR93       | PMR92 | PMR91                   | PMR90 |
| Value a | after reset: | 0     | 0         | 0         | 0            | 0           | 0     | 0                       | 0     |
| Bit     | Symbo        | l Bit | Name      | Descrip   | tion         |             |       |                         | R/W   |
| 7       | PMR97        | ' Por | t 97 mode | 0: Gene   | ral I/O port |             |       |                         | R/W   |
| 6       | PMR96        | 6 Por | t 96 mode | 1: The fu | R/W          |             |       |                         |       |
| 5       | PMR95        | i Por | t 95 mode |           | ing control  | ( )         |       |                         | R/W   |
| 4       | PMR94        | Por   | t 94 mode |           | 0            | that select |       | ion of the the function | R/W   |
| 3       | PMR93        | B Por | t 93 mode | •         | by the PM    |             |       |                         | R/W   |
| 2       | PMR92        | Por   | t 92 mode |           |              |             |       |                         | R/W   |
| 1       | PMR91        | Por   | t 91 mode |           |              |             |       |                         | R/W   |
| 0       | PMR90        | ) Por | t 90 mode |           |              |             |       |                         | R/W   |



|         | Address: H   | I'FFFFF8   |              |         |              |            |       |                               |       |
|---------|--|--|--------------|---------|--------------|------------|-------|-------------------------------|-------|
|         | Bit:   | b7   | b6           | b5      | b4           | b3         | b2    | b1                            | b0    |
|         | [  | PCR97  | PCR96        | PCR95   | PCR94        | PCR93      | PCR92 | PCR91                         | PCR90 |
| Value a | after reset:   | 0  | 0            | 0       | 0            | 0          | 0     | 0                             | 0     |
| Bit     | Symbo  | ol Bit   | Name         | Descrip | tion         |            |       |                               | R/W   |
| 7       | PCR97         Port 97 control         0: When the corresponding pin is designated as a general I/O port, the pin functions as an input port. |  |              |         |              |            |       | R/W                           |       |
| 6       | PCR96  | Port 97 control       0: When the corresponding pin is designated as a general I/O port, the pin functions as an input port.       R/  |              |         |              |            | R/W   |                               |       |
| 5       | PCR95  | 96       Port 96 control       general I/O port, the pin functions as an input port.       R.         95       Port 95 control       1: When the corresponding pin is designated as a       R. |              |         |              |            | R/W   |                               |       |
| 4       | PCR94  | Por  | t 94 control |         | al I/O port, |            | 0     |                               | R/W   |
| 3       | PCR93  | B Por  | t 93 control | port.   |              |            |       |                               | R/W   |
| 2       | PCR92  | Por  | t 92 control |         | 0            |            |       | tputs in bit<br>ports of port | R/W   |
| 1       | PCR91  | Por  | t 91 control | 9.      |              | useu as ye |       |                               | R/W   |
| 0       | PCR90  | Por  | t 90 control |         |              |            |       |                               | R/W   |

# 10.7.2 Port Control Register 9 (PCR9)

• PCR97 bit to PCR90 bit (port 97 to 90 control)

When the corresponding pin is designated in PMR9 as a general I/O pin, setting a PCR9 bit to 1 makes the corresponding pin an output port, while clearing the bit to 0 makes the pin an input port.



# 10.7.3 Port Data Register 9 (PDR9)

Address: H'FFFFE8

|         | Bit:         | b7     | b6        | b5         | b4                       | b3                          | b2            | b1           | b0    |
|---------|--------------|--------|-----------|------------|--------------------------|-----------------------------|---------------|--------------|-------|
|         | [            | PDR97  | PDR96     | PDR95      | PDR94                    | PDR93                       | PDR92         | PDR91        | PDR90 |
| Value a | after reset: | 0      | 0         | 0          | 0                        | 0                           | 0             | 0            | 0     |
| Bit     | Symbo        | ol Bit | Name      | Descrip    | tion                     |                             |               |              | R/W   |
| 7       | PDR97        | ' Por  | t 97 data | 0: Low le  | evel                     |                             |               |              | R/W   |
| 6       | PDR96        | 6 Por  | t 96 data | 1: High I  | evel                     |                             |               |              | R/W   |
| 5       | PDR95        | i Por  | t 95 data |            | 0                        |                             | •             | a for port 9 | R/W   |
| 4       | PDR94        | Por    | t 94 data |            | ien PCR9 I<br>i PDR9 are | bits are set<br>output.     | to 1, the v   | alues        | R/W   |
| 3       | PDR93        | B Por  | t 93 data |            |                          | d while PC                  | R9 bits are   | e set to 1.  | R/W   |
| 2       | PDR92        | Por    | t 92 data | the value  | es stored ir             | n PDR9 are                  | e read. If Pl | DR9 is read  | R/W   |
| 1       | PDR91        | Por    | t 91 data |            |                          | e cleared to<br>the value s | · •           | states are   | R/W   |
| 0       | PDR90        | ) Por  | t 90 data | _ read reg |                          |                             |               | 5110.        | R/W   |



# 10.7.4 Port Pull-Up Control Register 9 (PUCR9)

|       | Address: I   | H'FF0018       |                      |                   |                               |             |             |        |        |
|-------|--------------|----------------|----------------------|-------------------|-------------------------------|-------------|-------------|--------|--------|
|       | Bit:         | b7             | b6                   | b5                | b4                            | b3          | b2          | b1     | b0     |
|       |              | PUCR97         | PUCR96               | PUCR95            | PUCR94                        | PUCR93      | PUCR92      | PUCR91 | PUCR90 |
| Value | after reset: | 0              | 0                    | 0                 | 0                             | 0           | 0           | 0      | 0      |
| Bit   | Symbo        | ol Bit         | Name                 | Descrip           | otion                         |             |             |        | R/W    |
| 7     | PUCR         | 97 Por<br>con  | t 97 pull-up<br>trol | 0: The p<br>disab | oull-up MOS<br>led.           | 6 of corres | oonding pir | n is   | R/W    |
| 6     | PUCR         | 96 Por<br>con  | t 96 pull-up<br>trol | 1: The p<br>enabl | oull-up MOS<br>led.           | 6 of corres | oonding pir | n is   | R/W    |
| 5     | PUCR         | 95 Por<br>con  | t 95 pull-up<br>trol |                   | is a registe<br>its of the pi |             |             |        | R/W    |
| 4     | PUCR         | 94 Port<br>con | t 94 pull-up<br>trol | )                 |                               |             |             |        | R/W    |
| 3     | PUCR         | 93 Por<br>con  | t 93 pull-up<br>trol | )                 |                               |             |             |        | R/W    |
| 2     | PUCR         | 92 Port<br>con | t 92 pull-up<br>trol | )                 |                               |             |             |        | R/W    |
| 1     | PUCR         | 91 Por<br>con  | t 91 pull-up<br>trol | )                 |                               |             |             |        | R/W    |
| 0     | PUCR         | 90 Por<br>con  | t 90 pull-up<br>trol | )                 |                               |             |             |        | R/W    |

• PUCR97 bit to PUCR90 bit (port 97 to 90 pull-up control)

This function is valid only for the pin set as general input, and for the input pin with a function selected by the PMC.

# 10.7.5 Port Drive Control Register 9 (PDVR9)

Address: H'FF0038

|       | Bit:         | b7            | b6                  | b5       | b4                            | b3        | b2           | b1           | b0     |
|-------|--------------|---------------|---------------------|----------|-------------------------------|-----------|--------------|--------------|--------|
|       |              | PDVR97        | PDVR96              | PDVR95   | PDVR94                        | PDVR93    | PDVR92       | PDVR91       | PDVR90 |
| Value | after reset: | 0             | 0                   | 0        | 0                             | 0         | 0            | 0            | 0      |
| Bit   | Symbo        | ol Bit        | Name                | Descrip  | otion                         |           |              |              | R/W    |
| 7     | PDVR         | 97 Por        | t 97 drive          | 0: Norm  | al output                     |           |              |              | R/W    |
|       |              | con           | itrol               | 1: High- | current driv                  | /e output |              |              |        |
| 6     | PDVR         | 96 Por<br>con | t 96 drive<br>Itrol |          | is a registe<br>out pins in a |           | rols drive c | apability of | R/W    |
| 5     | PDVR         | 95 Por<br>con | t 95 drive<br>Itrol |          | ·                             |           |              |              | R/W    |
| 4     | PDVR         | 94 Por<br>con | t 94 drive<br>Itrol |          |                               |           |              |              | R/W    |
| 3     | PDVR         | 93 Por<br>con | t 93 drive<br>Itrol |          |                               |           |              |              | R/W    |
| 2     | PDVR         | 92 Por<br>con | t 92 drive<br>Itrol |          |                               |           |              |              | R/W    |
| 1     | PDVR         | 91 Por<br>con | t 91 drive<br>Itrol |          |                               |           |              |              | R/W    |
| 0     | PDVR         | 90 Por<br>con | t 90 drive<br>Itrol |          |                               |           |              |              | R/W    |



# 10.8 Port A

Port A consists of general I/O pins that are also used as analog input pins for A/D converter unit 1 and unit 2 (only in the H8S/20223 group).

The functions of PA4 to PA7 can be selected with the peripheral function mapping register of the PMC (except for the H8S/20223 group).

For selection of functions by the peripheral function mapping controller, see section 9, Peripheral I/O Mapping Controller. Figure 10.8 shows the pin configuration of port A.




Figure 10.8 Port A Pin Configuration

Port A has the following registers.

- Port mode register A (PMRA)
- Port control register A (PCRA)
- Port data register A (PDRA)
- Port pull-up control register A (PUCRA)



#### • H8S/20103 group

### 10.8.1 Port Mode Register A (PMRA)

Address: H'FF0009 Bit: b7 b6 b5 b4 b3 b2 b1 b0 PMRA6 PMRA2 PMRA7 PMRA5 PMRA4 0 0 0 0 0 0 0 0 Value after reset: Bit **Bit Name** Description R/W Symbol 7 PMRA7 Port A7 mode 0: General I/O port R/W 6 PMRA6 Port A6 mode 1: The function selected by the peripheral function R/W mapping controller (PMC). 5 PMRA5 Port A5 mode R/W PMRA is a register that selects the function of the 4 PMRA4 Port A4 mode R/W port A multiplexed pins: general I/O function or the function selected by the PMC. PMRA also provides the bit to select the function of the PB0 pin. This bit is read as 0. The write value should be 0. 3 Reserved 2 PMRA2 Port A2 mode 0: General I/O port R/W 1: AN0 input pin These bits read as 0. The write value should be 0. 1.0 Reserved

• PMRA7 bit to PMRA4 bit (port A7 to A4 mode)

These bits select the function of the multiplexed pins PA7 to PA4: general I/O function or the function selected by the PMC.

• PMRA2 bit (port A2 mode)

This bit selects general I/O function or the analog input function for PB0.

|  | Address: F   | l'FFFFF9 |             |               |               |             |             |             |     |
|--|--|----------|-------------|---------------|---------------|-------------|-------------|-------------|-----|
|  | Bit:   | b7       | b6          | b5            | b4            | b3          | b2          | b1          | b0  |
|  | [  | PCRA7    | PCRA6       | PCRA5         | PCRA4         | _           | _           | _           | —   |
| Value a  | after reset:   | 0        | 0           | 0             | 0             | 0           | 0           | 0           | 0   |
| Bit  | Symbo  | ol Bit   | Name        | Descrip       | otion         |             |             |             | R/W |
| 7  | PCRA   | 7 Por    | t A7 contro |               |               |             | 0           |             | R/W |
| 6  | PCRA7         Port A7 control         0: When the corresponding pin is designated as a           PCRA6         Port A6 control         general I/O port, the pin functions as an input |          |             |               |               |             | R/W         |             |     |
| 5 PCRA5 Port A5 control  |  |          |             |               | nated as a    | R/W         |             |             |     |
| 4  | 5         PCRA5         Port A5 control         port.           1:         When the corresponding pin is designated as a   |          |             |               |               | R/W         |             |             |     |
| port.<br>PCRA is a register that selects inputs/outputs in bit<br>units for pins to be used as general I/O ports of port<br>A. |  |          |             |               |               |             |             |             |     |
| 3 to (   | D —  | Res      | served      | These b<br>0. | oits are read | d as 0. The | write value | e should be | )   |

# 10.8.2 Port Control Register A (PCRA)

. . .

• PCRA7 bit to PCRA4 bit (port A7 to A4 control)

When the corresponding pin is designated in PMRA as a general I/O pin, setting a PCRA bit to 1 makes the corresponding pin an output port, while clearing the bit to 0 makes the pin an input port.



# 10.8.3 Port Data Register A (PDRA)

Address: H'FFFFE9

|         | Bit:         | b7    | b6        | b5                  | b4                        | b3   | b2                            | b1            | b0  |
|---------|--------------|-------|-----------|---------------------|---------------------------|--|-------------------------------|---------------|-----|
|         |              | PDRA7 | PDRA6     | PDRA5               | PDRA4                     | _  | _                             | _             | _   |
| Value a | after reset: | 0     | 0         | 0                   | 0                         | 0  | 0                             | 0             | 0   |
| Bit     | Symbol       | Bit   | Name      | Descrip             | otion                     |  |                               |               | R/W |
| 7       | PDRA7        | Por   | t A7 data | 0: Low I            | evel                      |  |                               |               | R/W |
| 6       | PDRA6        | Por   | t A6 data | 1: High             | level                     |  |                               |               | R/W |
| 5       | PDRA5        | Por   | t A5 data |                     | 0                         |  |                               | ta for port A | R/W |
| 4       | PDRA4        | Por   | t A4 data |                     | nen PCRA<br>n PDRA ar     | bits are se<br>e output.                                 | t to 1, the v                 | alues         | R/W |
|         |              |       |           | the valu<br>read wh | es stored i<br>ile PCRA b | ad while PC<br>n PDRA ar<br>pits are clea<br>pardless of | e read. If P<br>ared to 0, tl | DRA is he pin |     |
| 3 to (  | 0 —          | Res   | served    | These b<br>0.       | its are read              | d as 0. The  | write value                   | e should be   | —   |



|         | Address: H                           | H'FF0019 |                        |                     |  |             |              |             |     |  |
|---------|--------------------------------------|----------|------------------------|---------------------|--|-------------|--------------|-------------|-----|--|
|         | Bit:                                 | b7       | b6                     | b5                  | b4   | b3          | b2           | b1          | b0  |  |
|         |                                      | PUCRA7   | PUCRA6                 | PUCRA5              | PUCRA4   | _           | _            | _           | —   |  |
| Value a | after reset:                         | 0        | 0                      | 0                   | 0  | 0           | 0            | 0           | 0   |  |
| Bit     | Symbo                                | ol Bi    | Name                   | Descrip             | otion  |             |              |             | R/W |  |
| 7       | PUCR                                 |          | rt A7 pull-up<br>ntrol | o 0: The p<br>disab | oull-up MOS  | S of corres | ponding pi   | n is        | R/W |  |
| 6       |                                      |          |                        |                     | oull-up MOS<br>led.  | S of corres | ponding pi   | n is not    | R/W |  |
| 5       | PUCR                                 |          | rt A5 pull-up<br>ntrol |                     | PUCRA is a register that controls the pull-up MOS in bit units of the pins set as the input ports. |             |              |             |     |  |
| 4       | 4 PUCRA4* Port A4 pull-up<br>control |          |                        |                     |  |             |              |             | R/W |  |
| 3 to (  | ) —                                  | Re       | served                 | These b<br>0.       | oits are read  | d as 0. The | e write valu | e should be | ·   |  |

### 10.8.4 Port Pull-Up Control Register A (PUCRA)

Note: \* When PA7 to PA4 are set as the analog input pin, clear the corresponding bits to 0.

• PUCRA7 bit to PUCRA4 bit (port A7 to A4 pull-up control)

This function is valid only for the pin set as general input, and for the input pin with a function selected by the PMC.



#### • H8S/20203 group

#### 10.8.5 Port Mode Register A (PMRA)

|         | Address: H'  | FF0009 |           |               |   |              |              |             |     |  |  |
|---------|--------------|--------|-----------|---------------|---|--------------|--------------|-------------|-----|--|--|
|         | Bit:         | b7     | b6        | b5            | b4  | b3           | b2           | b1          | b0  |  |  |
|         |              | PMRA7  | PMRA6     | PMRA5         | PMRA4   | _            | PMRA2        | -           | _   |  |  |
| Value a | after reset: | 0      | 0         | 0             | 0   | 0            | 0            | 0           | 0   |  |  |
| Bit     | Symbo        | l Bit  | Name      | Descrip       | otion   |              |              |             | R/W |  |  |
| 7       | PMRA7        | Por    | t A7 mode | 0: Gene       | ral I/O port  |              |              |             | R/W |  |  |
| 6       | PMRA6        | Por    | t A6 mode |               | 1: The function selected by the peripheral function |              |              |             |     |  |  |
| 5       |              |        |           |               |   |              | R/W          |             |     |  |  |
| 4       | PMRA4        | Por    | t A4 mode | port A m      | s a register<br>nultiplexed<br>selected b           | pins: gene   | ral I/O func |             | R/W |  |  |
| 3       |              | Res    | erved     | This bit      | is read as (  | 0. The write | e value sho  | ould be 0.  | _   |  |  |
| 2       | PMRA2        | Por    | t A2 mode | 0: Gene       | ral I/O port  |              |              |             | R/W |  |  |
|         |              |        |           | 1: AN0 i      | nput pin  |              |              |             |     |  |  |
| 1, 0    | _            | Res    | erved     | These b<br>0. | its are read  | d as 0. The  | write valu   | e should be |     |  |  |

• PMRA7 bit to PMRA4 bit (port A7 to A4 mode)

These bits select the function of the multiplexed pins PA7 to PA4: general I/O function or the function selected by the PMC.

• PMRA2 bit (port A2 mode)

This bit selects general I/O function or the analog input function for PB0.



|       | Address: H   | l'FFFFF9 |  |   |              |       |       |       |       |
|-------|--------------|----------|--|---|--------------|-------|-------|-------|-------|
|       | Bit:         | b7       | b6   | b5  | b4           | b3    | b2    | b1    | b0    |
|       |              | PCRA7    | PCRA6  | PCRA5   | PCRA4        | PCRA3 | PCRA2 | PCRA1 | PCRA0 |
| Value | after reset: | 0        | 0  | 0   | 0            | 0     | 0     | 0     | 0     |
| Bit   | Symbo        | ol Bit   | Name   | Descrip   | tion         |       |       |       | R/W   |
| 7     | PCRA7        | ' Port   | Port A7 control       0: When the corresponding pin is designated as a general I/O port, the pin functions as an input |   |              |       |       |       |       |
| 6     | PCRA         | 6 Port   | A6 control   | general I/O port, the pin functions as an input<br>port.                  |              |       |       |       |       |
| 5     | PCRA5        | 6 Port   | A5 control   | port.   |              |       |       |       |       |
| 4     | PCRA4        | Port     | A4 control   |   | al I/O port, | • • • | •     |       | R/W   |
| 3     | PCRAS        | B Port   | A3 control   | port.   |              |       |       |       | R/W   |
| 2     | PCRA2        | Port     | A2 control   |   | a register   |       | •     | •     | R/W   |
| 1     | PCRA1        | Por      | A1 control   | ——— units for pins to be used as general I/O ports of port -<br>ontrol A. |              |       |       |       |       |
| 0     | A.           |          |  |   |              |       | R/W   |       |       |

# 10.8.6 Port Control Register A (PCRA)

• PCRA7 bit to PCRA0 bit (port A7 to A0 control)

When the corresponding pin is designated in PMRA as a general I/O pin, setting a PCRA bit to 1 makes the corresponding pin an output port, while clearing the bit to 0 makes the pin an input port.



# 10.8.7 Port Data Register A (PDRA)

Address: H'FFFFE9

|   | Bit:              | b7     | b6        | b5       | b4                      | b3   | b2          | b1              | b0    |
|---|-------------------|--------|-----------|----------|-------------------------|--|-------------|-----------------|-------|
|   | [                 | PDRA7  | PDRA6     | PDRA5    | PDRA4                   | PDRA3  | PDRA2       | PDRA1           | PDRA0 |
| Value   | after reset:      | 0      | 0         | 0        | 0                       | 0  | 0           | 0               | 0     |
| Bit   | Symbo             | ol Bit | Name      | Descrip  | otion                   |  |             |                 | R/W   |
| 7   | PDRA              | 7 Por  | t A7 data | 0: Low I | evel                    |  |             |                 | R/W   |
| 6   | PDRA              | 6 Por  | t A6 data | 1: High  | level                   |  |             |                 | R/W   |
| 5   | PDRA              | 5 Por  | t A5 data |          | 0                       |  |             | ta for port A   | R/W   |
| 4 PDRA4 Port A4 data pins. When PCRA bits are set to 1, th stored in PDRA are output. |                   |        |           |          | t to 1, the v           | alues  | R/W         |                 |       |
| 3   | PDRA              | B Por  | t A3 data |          |                         | ad while PC  | BA bits an  | e set to 1      | R/W   |
| 2   | PDRA2             | 2 Por  | t A2 data | -        |                         | n PDRA ar  |             | ,               | R/W   |
| 1   | PDRA <sup>-</sup> | l Por  | t A1 data |          |                         | oits are clea<br>pardless of                           | ,           |                 | R/W   |
| 0   | PDRA              | ) Por  | t A0 data | PDRA.    | ie ieau ieg             |  | the value a |                 | R/W   |
|   |                   |        |           |          | s by ADCS<br>er, howeve | PA0 are se<br>R and AD0<br>r, the corre<br>1 even if t | CR of the A | VD<br>PCRA bits |       |



#### 10.8.8 Port Pull-Up Control Register A (PUCRA)

|       | Address:                        | H'FF0019  |                         |                     |  |        |        |        |        |  |
|-------|---------------------------------|---|-------------------------|---------------------|--|--------|--------|--------|--------|--|
|       | Bit:                            | b7  | b6                      | b5                  | b4   | b3     | b2     | b1     | b0     |  |
|       |                                 | PUCRA7  | PUCRA6                  | PUCRA5              | PUCRA4   | PUCRA3 | PUCRA2 | PUCRA1 | PUCRA0 |  |
| Value | after reset:                    | 0   | 0                       | 0                   | 0  | 0      | 0      | 0      | 0      |  |
| Bit   | Symb                            | ol B  | it Name                 | Descrip             | otion  |        |        |        | R/W    |  |
| 7     | PUCR                            | PUCRA7* Port A7 pull-up control                               |                         | o 0: The p<br>disab | oull-up MO   | n is   | R/W    |        |        |  |
| 6     | PUCR                            | PUCRA6* Port A6 pull-up<br>control<br>PUCRA5* Port A5 pull-up |                         |                     | I: The pull-up MOS of corresponding pin is<br>enabled. |        |        |        |        |  |
| 5     | PUCRA5* Port A5 pull-up control |   |                         |                     | is a regist<br>hits of the p                           |        |        |        | R/W    |  |
| 4     | PUCR                            |   | ort A4 pull-u<br>ontrol | 0                   |  |        |        |        | R/W    |  |
| 3     | PUCR                            | -   | ort A3 pull-u<br>ontrol | 0                   |  |        |        |        | R/W    |  |
| 2     | PUCR                            |   | ort A2 pull-u<br>ontrol | 0                   |  |        |        |        | R/W    |  |
| 1     | PUCR                            |   | ort A1 pull-u<br>ontrol | 0                   |  |        |        |        | R/W    |  |
| 0     | PUCR                            | -   | ort A0 pull-u<br>ontrol | 0                   |  |        |        |        | R/W    |  |

Note: \* When PA7 to PA4 are set as the analog input pin, clear the corresponding bits to 0.

• PUCRA7 bit to PUCRA0 bit (port A7 to A0 pull-up control)

This function is valid only for the pin set as general input, and for the input pin with a function selected by the PMC. However, this setting is invalid for the analog input pin.



#### • H8S/20223 group

#### 10.8.9 Port Mode Register A (PMRA)

| Address: H'FF0009 |                  |     |           |                |              |             |              |           |     |
|-------------------|------------------|-----|-----------|----------------|--------------|-------------|--------------|-----------|-----|
|                   | Bit:             | b7  | b6        | b5             | b4           | b3          | b2           | b1        | b0  |
|                   |                  | _   | _         | _              | _            | PMRA3       | PMRA2        | _         | _   |
| Value             | after reset:     | 0   | 0         | 0              | 0            | 0           | 0            | 0         | 0   |
| Bit               | Symbol           | Bit | Name      | Descr          | iption       |             |              |           | R/W |
| 7 to              | 4 —              | Res | erved     | These<br>be 0. | bits are rea | ad as 0. Th | ne write val | ue should | _   |
| 3                 | PMRA3            | Por | t A3 mode | 0: Ger         | neral I/O po | ort         |              |           | R/W |
|                   |                  |     |           | 1: AN0         | )_2 input pi | n           |              |           |     |
| 2                 | PMRA2            | Por | t A2 mode | 0: Ger         | neral I/O po | rt          |              |           | R/W |
|                   | 1: AN0 input pin |     |           |                |              |             |              |           |     |
| 1, 0              |                  | Res | erved     | These<br>be 0. | bits are rea | ad as 0. Th | ne write val | ue should |     |

PMRA is a register that selects the function of the port A multiplexed pins: general I/O function or the function selected by the PMC. PMRA also provides the bit to select the function of the PBO pin.

• PMRA3 bit (port A3 mode)

This bit selects general I/O function or the function selected by the PMC.

• PMRA2 bit (port A2 mode)

This bit selects general I/O function or the analog input function for PB0.

|       | Address: H   | l'FFFFF9  |              |  |              |       |       |               |       |
|-------|--------------|---|--------------|--|--------------|-------|-------|---------------|-------|
|       | Bit:         | b7  | b6           | b5   | b4           | b3    | b2    | b1            | b0    |
|       |              | PCRA7   | PCRA6        | PCRA5  | PCRA4        | PCRA3 | PCRA2 | PCRA1         | PCRA0 |
| Value | after reset: | 0   | 0            | 0  | 0            | 0     | 0     | 0             | 0     |
| Bit   | Symbo        | ol Bit  | Name         | Descrip  | tion         |       |       |               | R/W   |
| 7     | PCRA         | <ul> <li>Port A7 control</li> <li>O: When the corresponding pin is designated as a general I/O port, the pin functions as an input</li> </ul> |              |  |              |       |       |               | R/W   |
| 6     | PCRA         | 6 Por   | t A6 control | general I/O port, the pin functions as an input<br>port. |              |       |       |               |       |
| 5     | PCRA         | 5 Por   | t A5 control | port.  |              |       |       |               |       |
| 4     | PCRA4        | 4 Por   | t A4 control |  | al I/O port, | • • • | •     |               | R/W   |
| 3     | PCRA         | 3 Por   | t A3 control | port.  |              |       |       |               | R/W   |
| 2     | PCRA         | 2 Por   | t A2 control |  | 0            |       | •     | itputs in bit | R/W   |
| 1     | PCRA         | units for pins to be used as general I/O ports of port<br>CRA1 Port A1 control A. F   |              |  |              |       |       | R/W           |       |
| 0     | <u> </u>     |   |              |  |              |       |       |               | R/W   |

#### 10.8.10 Port Control Register A (PCRA)

• PCRA7 bit to PCRA0 bit (port A7 to A0 control)

When the corresponding pin is designated in PMRA as a general I/O pin, setting a PCRA bit to 1 makes the corresponding pin an output port, while clearing the bit to 0 makes the pin an input port.



# 10.8.11 Port Data Register A (PDRA)

Address: H'FFFFE9

|         | Bit:         | b7     | b6        | b5        | b4                     | b3                          | b2            | b1            | b0    |
|---------|--------------|--------|-----------|-----------|------------------------|-----------------------------|---------------|---------------|-------|
|         | [            | PDRA7  | PDRA6     | PDRA5     | PDRA4                  | PDRA3                       | PDRA2         | PDRA1         | PDRA0 |
| Value a | after reset: | 0      | 0         | 0         | 0                      | 0                           | 0             | 0             | 0     |
| Bit     | Symbo        | ol Bit | Name      | Descrip   | tion                   |                             |               |               | R/W   |
| 7       | PDRA7        | ' Por  | t A7 data | 0: Low le | evel                   |                             |               |               | R/W   |
| 6       | PDRAG        | 6 Por  | t A6 data | 1: High I | evel                   |                             |               |               | R/W   |
| 5       | PDRA5        | 5 Por  | t A5 data |           | 0                      |                             | •             | ta for port A | R/W   |
| 4       | PDRA4        | Por    | t A4 data | •         | nen PCRA<br>n PDRA are | bits are se                 | t to 1, the v | alues         | R/W   |
| 3       | PDRAS        | B Por  | t A3 data |           |                        | d while PC                  | RA bits are   | e set to 1    | R/W   |
| 2       | PDRA2        | 2 Por  | t A2 data |           |                        | n PDRA ar                   |               | ,             | R/W   |
| 1       | PDRA1        | Por    | t A1 data |           |                        | oits are clea<br>ardless of | ,             | •             | R/W   |
| 0       | PDRAC        | ) Por  | t A0 data | PDRA.     | re read reg            |                             | the value s   |               | R/W   |



## 10.8.12 Port Pull-Up Control Register A (PUCRA)

|       | Address:                        | H'FF0019                        |                         |                     |                     |             |             |        |        |
|-------|---------------------------------|---------------------------------|-------------------------|---------------------|---------------------|-------------|-------------|--------|--------|
|       | Bit:                            | b7                              | b6                      | b5                  | b4                  | b3          | b2          | b1     | b0     |
|       |                                 | PUCRA7                          | PUCRA6                  | PUCRA5              | PUCRA4              | PUCRA3      | PUCRA2      | PUCRA1 | PUCRA0 |
| Value | after reset:                    | 0                               | 0                       | 0                   | 0                   | 0           | 0           | 0      | 0      |
| Bit   | Symb                            | ol B                            | it Name                 | Descrip             | otion               |             |             |        | R/W    |
| 7     | PUCR                            |                                 | ort A7 pull-u<br>ontrol | o 0: The p<br>disab | oull-up MOS<br>led. | S of corres | ponding pir | n is   | R/W    |
| 6     | PUCR                            | PUCRA6* Port A6 pull-up control |                         |                     | oull-up MOS<br>led. | S of corres | ponding pir | n is   | R/W    |
| 5     | PUCRA5* Port A5 pull-up control |                                 |                         |                     | is a registe        |             |             |        | R/W    |
| 4     | PUCR                            |                                 | ort A4 pull-u<br>ontrol | D                   |                     |             |             |        | R/W    |
| 3     | PUCR                            |                                 | ort A3 pull-u<br>ontrol | D                   |                     |             |             |        | R/W    |
| 2     | PUCR                            |                                 | ort A2 pull-u<br>ontrol | 0                   |                     |             |             |        | R/W    |
| 1     | PUCR                            |                                 | ort A1 pull-u<br>ontrol | 0                   |                     |             |             |        | R/W    |
| 0     | PUCR                            |                                 | ort A0 pull-u<br>ontrol | 0                   |                     |             |             |        | R/W    |

Note: \* When PA7 to PA0 are set as the analog input pin, clear the corresponding bits to 0.

• PUCRA7 bit to PUCRA0 bit (port A7 to A0 pull-up control)

This function is valid only for the pin set as general input, and for the input pin with a function selected by the PMC. However, this setting is invalid for the analog input pin.


#### 10.8.13 Notes on Using Port A

- 1. The PA4 pin is initially set as general I/O pin. If using this pin as the AN0\_2 analog input pin for the A/D converter unit 2 in the H8S/20223 group, set the PMRA3 bit in PMRA to 1.
- 2. In the H8S/20223 group, pins PA7 to PA4 can be used as the general I/O pins or analog input pins. If using these pins as the general I/O pins, do not set bits CH3 to CH0 in ADCSR\_2 of the A/D converter unit 2 to set these pins as the analog input pins.



# 10.9 Port B

Port B consists of general I/O pins that are also used as analog input pins for the A/D converter unit 1, or as analog output pins for the D/A converter. Figure 10.9 shows the pin configuration of port B.



#### Figure 10.9 Port B Pin Configuration

Port B has the following registers.

- Port control register B (PCRB)
- Port data register B (PDRB)
- Port pull-up control register B (PUCRB)



|       | Address: H   | I'FFFFFA  |              |   |              |       |       |               |       |
|-------|--|---|--------------|---|--------------|-------|-------|---------------|-------|
|       | Bit:   | b7  | b6           | b5  | b4           | b3    | b2    | b1            | b0    |
|       |  | PCRB7   | PCRB6        | PCRB5   | PCRB4        | PCRB3 | PCRB2 | PCRB1         | PCRB0 |
| Value | after reset:   | 0   | 0            | 0   | 0            | 0     | 0     | 0             | 0     |
| Bit   | Symbo  | ol Bit  | Name         | Descrip   | tion         |       |       |               | R/W   |
| 7     | PCRB   | RB7         Port B7 control         0: When the corresponding pin is           RB6         Port B6 control         general I/O port, the pin function |              |   |              |       |       |               | R/W   |
| 6     | PCRB   | 6 Por   | t B6 control | control general I/O port, the pin functions as an input port. |              |       |       |               |       |
| 5     | PCRB   | 5 Por   | port.        |   |              |       |       |               | R/W   |
| 4     | PCRB4  | 1 Por   | t B4 control |   | al I/O port, |       | •     |               | R/W   |
| 3     | PCRB   | B Por   | t B3 control | port.   |              |       |       |               | R/W   |
| 2     | PCRB2  | 2 Por   | t B2 control |   | 0            |       | •     | Itputs in bit | R/W   |
| 1     | units for pins to be used as general I/O ports of port –<br>PCRB1 Port B1 control B. |   |              |   |              |       | R/W   |               |       |
| 0     | PCRB   | ) Por   | t B0 control | _   |              |       |       |               | R/W   |

# 10.9.1 Port Control Register B (PCRB)

• PCRB7 bit to PCRB0 bit (port B7 to B0 control)

When the corresponding pin is designated in PMRB as a general I/O pin, setting a PCRB bit to 1 makes the corresponding pin an output port, while clearing the bit to 0 makes the pin an input port.



# 10.9.2 Port Data Register B (PDRB)

|       | Address: H   | FFFFEA |              |           |   |       |           |       |       |  |  |
|-------|--------------|--------|--------------|-----------|---|-------|-----------|-------|-------|--|--|
|       | Bit:         | b7     | b6           | b5        | b4  | b3    | b2        | b1    | b0    |  |  |
|       | [            | PDRB7  | PDRB6        | PDRB5     | PDRB4   | PDRB3 | PDRB2     | PDRB1 | PDRB0 |  |  |
| Value | after reset: | 0      | 0            | 0         | 0   | 0     | 0         | 0     | 0     |  |  |
| Bit   | Symbo        | l Bit  | Name         | Descrip   | Description                                       |       |           |       |       |  |  |
| 7     | PDRB7        | Port   | Port B7 data |           | 0: Low level                                      |       |           |       |       |  |  |
| 6     | PDRB6        | Port   | B6 data      | 1: High I | 1: High level                                     |       |           |       |       |  |  |
| 5     | PDRB5        | Port   | Port B5 data |           | e pins are  |       | 0 1       |       | R/W   |  |  |
| 4     | PDRB4        | Port   | B4 data      |           | and ADCR  |       |           |       | R/W   |  |  |
| 3     | PDRB3        | Port   | B3 data      |           | hey are cle                                       |       | are anaye |       | R/W   |  |  |
| 2     | PDRB2        | Port   | B2 data      | ,         | Similarly, when pins PB6 and PB7 are set as analo |       |           |       |       |  |  |
| 1     | PDRB1        | Port   | B1 data      |           | E1 in DACR<br>PCRB bits                           | R/W   |           |       |       |  |  |
| 0     | PDRB0        | Port   | B0 data      |           | eared to 0.                                       | R/W   |           |       |       |  |  |

PDRB is a register that stores output data for port B pins.



## 10.9.3 Port Pull-Up Control Register B (PUCRB)

Address: H'FF001A Bit<sup>.</sup> b7 b6 b5 b4 b3 b2 b1 b0 PUCRB6 PUCRB5 PUCRB3 PUCRB2 PUCRB1 PUCRB7 PUCRB4 PUCRB0 0 0 0 0 0 0 0 0 Value after reset: Bit Symbol Bit Name Description R/W 7 PUCRB7 0: The pull-up MOS of corresponding pin is Port B7 pull-up R/W control disabled. 6 PUCRB6 Port B6 pull-up 1: The pull-up MOS of corresponding pin is R/W enabled. control 5 PUCRB is a register that controls the pull-up MOS PUCRB5 Port B5 pull-up R/W in bit units of the pins set as the input ports. control 4 PUCRB4 Port B4 pull-up R/W control R/W 3 PUCRB3 Port B3 pull-up control 2 R/W PUCRB2 Port B2 pull-up control 1 R/W PUCRB1 Port B1 pull-up control 0 PUCRB0 Port B0 pull-up R/W control

• PUCRB7 bit to PUCRB0 bit (port B7 to B0 pull-up control)

This function is valid only for the pin set as general input, and for the input pin with a function selected by the PMC. However, this setting is invalid for the analog input pin.

#### 10.9.4 Notes on Using Port B

- 1. The PB0 pin is initially set as general I/O pin. If using this pin as the analog input pin for the A/D converter, set the PMRA2 bit in PMRA to 1.
- 2. Pins PB7 and PB6 can be used as analog input pins for the A/D converter or analog output pins for the D/A converter. Do not set these pins as analog input pins and analog output pins at the same time.



# 10.10 Port J

Port J consists of pins PJ1 and PJ0. These pins can also be used as external oscillation pins and clock output pin. Figure 10.10 shows the pin configuration of port J. In selection of the function of these multiplexed pins, the PMRJ register setting is given priority.




Figure 10.10 Port J Pin Configuration

Port J has the following registers.

- Port mode register J (PMRJ)
- Port control register J (PCRJ)
- Port data register J (PDRJ)
- Port pull-up control register J (PUCRJ)



| Addres          |         |        |             |         |                                    |             |              |                                     |        |  |
|-----------------|---------|--------|-------------|---------|------------------------------------|-------------|--------------|-------------------------------------|--------|--|
| E               | it: b   | 7      | b6          | b5      | b4                                 | b3          | b2           | b1                                  | b0     |  |
|                 | _       | -      | _           | _       | _                                  | _           | _            | PMRJ                                | l[1:0] |  |
| Value after res | et: C   | C      | 0           | 0       | 0                                  | 0           | 0            | 0                                   | 0      |  |
| Bit Syn         | bol     | Bit N  | ame         | Descrip | otion                              |             |              |                                     | R/W    |  |
| 7 to 2 —        |         | Rese   | rved        | These b | oits are rea                       | d as 0. The | e write valu | ue should be                        | ∋0. —  |  |
| 1,0 PM          | IJ[1:0] | Port . | J[1:0] mode | Selects | Selects PJ1 and PJ0 pin functions. |             |              |                                     |        |  |
|                 |         |        |             | PMRJ    | 1 PMR、                             | JO PJ1      | Pin PJ       | 0 Pin                               |        |  |
|                 |         |        |             | 0       | 0                                  | PJ1         | I/O PJ       | 0 I/O                               | -      |  |
|                 |         |        |             | 0       | 1                                  | PJ1         | (ex          | SC1 input*<br>kternal<br>ock input) | _      |  |
|                 |         |        |             | 1       | 0                                  | CLK         | OUT PJ       | 0 I/O                               | _      |  |
|                 |         |        |             | 1       | 1                                  | OSC         | 2 08         | SC1                                 | _      |  |

# 10.10.1 Port Mode Register J (PMRJ)

Note: \* Set the PMRJ1 and PMRJ0 bits to 01 to input the external clock on the OSC1 pin. Do not apply the external clock to the OSC1 pin while the PMRJ1 and PMRJ0 bits are set to 11.



# 10.10.2 Port Control Register J (PCRJ)

| Address: H'FFFFC |   |       |             |                |   |             |                             |           |       |  |  |  |
|------------------|---|-------|-------------|----------------|---|-------------|-----------------------------|-----------|-------|--|--|--|
|                  | Bit:  | b7    | b6          | b5             | b4  | b3          | b2                          | b1        | b0    |  |  |  |
|                  | [   | _     | _           | —              | —   | _           | _                           | PCRJ1     | PCRJ0 |  |  |  |
| Value a          | after reset:  | 0     | 0           | 0              | 0   | 0           | 0                           | 0         | 0     |  |  |  |
| Bit              | Symbo   | l Bit | Name        | Descri         | ption   |             |                             |           | R/W   |  |  |  |
| 7 to 2           | 2 —   | Res   | served      | These<br>be 0. | bits are rea  | ad as 0. Th | e write valu                | ue should | _     |  |  |  |
| 1                | PCRJ1   | Por   | t J1 contro |                |   | 1 0         | pin is desig                |           | R/W   |  |  |  |
| 0                | PCRJ1     Port J1 control       PCRJ0     Port J0 control   |       |             |                | general I/O port, the pin functions as an input port. |             |                             |           |       |  |  |  |
|                  | 1: When the corresponding pin is designated as a general I/O port, the pin functions as an output port. |       |             |                |   |             |                             |           |       |  |  |  |
|                  |   |       |             |                | 0   |             | cts inputs/o<br>general I/O | •         | t     |  |  |  |

• PCRJ1 bit and PCRJ0 bit (port J1 and J0 control)

When the general I/O port function is selected by PMRJ, setting a PCRJ bit to 1 makes the corresponding pin an output port, while clearing the bit to 0 makes the pin an input port.



| Address: H'FFFFEC  |        |        |                           |   |     |    |    |       |       |  |
|--------------------|--------|--------|---------------------------|---|-----|----|----|-------|-------|--|
|                    | Bit:   | b7     | b6                        | b5  | b4  | b3 | b2 | b1    | b0    |  |
|                    |        | —      | —                         | —   | —   | —  | —  | PDRJ1 | PDRJ0 |  |
| Value after reset: |        | 0      | 0                         | 0   | 0   | 0  | 0  | 0     | 0     |  |
| Bit                | Symbol | Bit Na | me                        | Descriptio  | R/W |    |    |       |       |  |
| 7 to 2 —           |        | Reser  | ved                       | These bits are read as 0. The write value should be 0. $$   |     |    |    |       |       |  |
| 1                  | PDRJ1  | Port J | Port J1 data 0: Low level |   |     |    |    |       | R/W   |  |
| 0                  | PDRJ0  | Port J | 0 data                    | 1: High lev   | R/W |    |    |       |       |  |
|                    |        |        |                           | PDRJ is a register that stores output data for port J pins. When PCRJ bits are set to 1, the values stored in PDRJ are output.  |     |    |    |       |       |  |
|                    |        |        |                           | When PDRJ is read while PCRJ bits are set to 1, the values stored in PDRJ are read. If PDRJ is read while PCRJ bits are cleared to 0, the pin states are read regardless of the value stored in PDRJ. |     |    |    |       |       |  |

# 10.10.3 Port Data Register J (PDRJ)



# 10.10.4 Port Pull-Up Control Register J (PUCRJ)

| Address: H'FF001C |              |               |                   |                |  |    |    |        |        |  |  |
|-------------------|--------------|---------------|-------------------|----------------|--|----|----|--------|--------|--|--|
|                   | Bit:         | b7            | b6                | b5             | b4   | b3 | b2 | b1     | b0     |  |  |
|                   |              | —             | _                 | —              | _  | _  | _  | PUCRJ1 | PUCRJ0 |  |  |
| Value             | after reset: | 0             | 0                 | 0              | 0  | 0  | 0  | 0      | 0      |  |  |
| Bit               | Symbol       | Bit N         | lame              | Descri         | Description  |    |    |        |        |  |  |
| 7 to 2 —          |              | Reserved      |                   | These<br>be 0. | These bits are read as 0. The write value should be 0.   |    |    |        |        |  |  |
| 1                 | PUCRJ1       | Port<br>contr | J1 pull-up<br>rol |                | 0: The pull-up MOS of corresponding pin is<br>disabled.  |    |    |        |        |  |  |
| 0                 | PUCRJ0       | Port<br>contr | J0 pull-up<br>ol  |                | <ul> <li>1: The pull-up MOS of corresponding pin is<br/>enabled.</li> </ul>                        |    |    |        |        |  |  |
|                   |              |               |                   |                | PUCRJ is a register that controls the pull-up MOS in bit units of the pins set as the input ports. |    |    |        |        |  |  |

• PUCRJ1 bit and PUCRJ0 bit (port J1 and J0 pull-up control) This function is valid only for the pin set as general input, and for the input pin with a function selected by the PMC.



# Section 11 Data Transfer Controller (DTC)

This LSI includes a data transfer controller (DTC). The DTC can be activated by an interrupt or software to transfer data.

Figure 11.1 shows a block diagram of the DTC.

# 11.1 Features

- Transfer possible over any number of channels
- Three transfer modes
  - Normal mode

One operation transfers one byte or one word of data.

Memory address is incremented or decremented by 1 or 2.

From 1 to 65,536 transfers can be specified.

- Repeat mode

One operation transfers one byte or one word of data.

Memory address is incremented or decremented by 1 or 2.

Once the specified number of transfers (1 to 256) has ended, the initial state is restored, and transfer is repeated.

- Block transfer mode

One operation transfers specified one block of data.

The block size is 1 to 256 bytes or words.

From 1 to 65,536 transfers can be specified.

Either the transfer source or the transfer destination is designated as a block area.

- One activation source can trigger a number of data transfers (chain transfer)
- Direct specification of 16-Mbyte address space possible
- Activation by software is possible.
- Transfer can be set in byte or word units.
- A CPU interrupt can be requested for the interrupt that activated the DTC.
- Module standby mode can be set.



The DTC's register information is stored in the on-chip RAM. A 32-bit bus connects the DTC to the on-chip RAM, enabling 32-bit/1-state reading and writing of the DTC register information.




Figure 11.1 Block Diagram of DTC



# **11.2 Register Descriptions**

DTC has the following registers.

- DTC mode register A (MRA)
- DTC mode register B (MRB)
- DTC source address register (SAR)
- DTC destination address register (DAR)
- DTC transfer count register A (CRA)
- DTC transfer count register B (CRB)

The above six registers cannot be directly accessed from the CPU. When the DTC activation source is generated, the DTC reads from a set of register information that is stored in an on-chip RAM to the corresponding DTC register information and transfers data. After the data transfer, it writes a set of updated register information back to the RAM.

- DTC enable register A (DTCERA)
- DTC enable register B (DTCERB)
- DTC enable register C (DTCERC)
- DTC enable register D (DTCERD)
- DTC enable register E (DTCERE)
- DTC enable register F (DTCERF)
- DTC enable register G (DTCERG)
- DTC enable register H (DTCERH)
- DTC vector register (DTVECR)



# 11.2.1 DTC Mode Register A (MRA)

|          | Address: -         |   |                         |                  |   |    |         |    |     |  |
|----------|--------------------|---|-------------------------|------------------|---|----|---------|----|-----|--|
|          | Bit:               | b7  | b6                      | b5               | b4  | b3 | b2      | b1 | b0  |  |
|          |                    | SI  | SM[1:0]                 |                  | DM[1:0]   |    | MD[1:0] |    | Sz  |  |
| Value    | Value after reset: |   | _                       | _                | _   | _  | _       | _  | _   |  |
| Bit      | Symbo              | l Bit   | Name                    | Descript         | ion   |    |         |    | R/W |  |
| 7        | SM[1:0]            |   | urce                    | 0×: SAR          |   | —  |         |    |     |  |
| 6        |                    |   | address mode<br>1 and 0 |                  | 10: SAR is incremented after a transfer<br>(by +1 when Sz = 0; by +2 when Sz = 1) |    |         |    |     |  |
|          |                    |   |                         | 11: SAR<br>(by – | 1)  |    |         |    |     |  |
| 5        | DM[1:0]            |   | Destination             |                  | 0×: DAR is fixed  |    |         |    |     |  |
| 4        |                    |   | dress mode<br>and 0     | 10: DAR<br>(by + | 1)  |    |         |    |     |  |
|          |                    | 11: DAR is decremented after a transfer<br>(by $-1$ when Sz = 0; by $-2$ when Sz = 1) |                         |                  |   |    |         |    |     |  |
| 3        | MD[1:0]            | -   | DTC mode 1<br>and 0     |                  | 00: Normal mode   |    |         |    |     |  |
| 2        |                    | an  |                         |                  | 01: Repeat mode   |    |         |    |     |  |
|          |                    |   |                         | 10: Block        |   |    |         |    |     |  |
|          |                    |   |                         |                  | 11: Setting prohibited  |    |         |    |     |  |
| 1        | DTC                | DTC transfer<br>mode select   |                         | 0: Destin        | area.   | _  |         |    |     |  |
|          |                    |   |                         | 1: Source        | a.  |    |         |    |     |  |
| 0        | Sz                 | DTC data<br>transfer size   |                         | 0: Byte-s        |   | _  |         |    |     |  |
|          |                    |   |                         | 1: Word-         |   |    |         |    |     |  |
| l edeud. |                    |   |                         |                  |   |    |         |    |     |  |

Legend:

×: Don't care

MRA selects the DTC operating mode.

- SM[1:0] bits (source address mode 1 and 0) These bits specify an SAR operation after data transfer.
- DM[1:0] bits (destination address mode 1 and 0) These bits specify a DAR operation after data transfer.
- MD[1:0] bits (DTC mode 1 and 0) These bits specify the DTC transfer mode.
- DTS bit (DTC transfer mode select) This bit specifies whether the source side or the destination side is set to be a repeat area or block area, in repeat mode or block transfer mode.
- Sz bit (DTC data transfer size) This bit specifies the size of data to be transferred.



#### 11.2.2 DTC Mode Register B (MRB)

|         | Address:     |                             |                    |  |                          |            |                            |          |    |  |
|---------|--------------|-----------------------------|--------------------|--|--------------------------|------------|----------------------------|----------|----|--|
|         | Bit:         | b7                          | b6                 | b5   | b4                       | b3         | b2                         | b1       | b0 |  |
|         |              | CHNE                        | DISEL              | CHNS   | —                        | —          | —                          | —        | —  |  |
| Value a | after reset: |                             | _                  |  | _                        |            |                            | _        | _  |  |
| Bit     | Symbo        | Symbol Bit Name Description |                    |  |                          |            | R/W                        |          |    |  |
| 7       | CHNE         |                             | C chain            | 0: Disable   | es chain tra             | ansfer.    |                            |          | _  |  |
| _       |              | tran<br>ena                 | sfer<br>ble        | 1: Enables chain transfer.   |                          |            |                            |          |    |  |
| 6       | DISEL        | DT(<br>sele                 | C interrupt<br>ect | <ul> <li>0: Generates an interrupt request to the CPU only — when the specified data transfer has been completed.</li> </ul> |                          |            |                            |          |    |  |
|         |              |                             |                    |  |                          |            | est to the (<br>has been c |          |    |  |
| 5       | CHNS         |                             | ain transfer       | 0: Perforr   | ns chain tr              | ansfer con | secutively.                |          |    |  |
|         |              | sele                        | ect                | 1: Performs chain transfer only when transfer counter<br>= 0   |                          |            |                            |          |    |  |
| 4 to (  | ) —          | Res                         | served             |  | s have no<br>le should b |            | TC operati                 | ion. The | —  |  |

MRB selects the DTC operating mode.


• CHNE bit (DTC chain transfer enable)

When this bit is set to 1, a chain transfer will be performed. For details, see section 11.5.4, Chain Transfer.

In the data transfer with CHNE set to 1, determination of the end of the specified number of transfers, clearing of the activation source flag, and clearing of DTCER are not performed.

• DISEL bit (DTC interrupt select)


When this bit is set to 1, a CPU interrupt request is generated every time the DTC transfer is performed (the interrupt source flags as the activation source are not cleared to 0 by the DTC). When this bit is cleared to 0, a CPU interrupt request is generated at the time when the specified number of data transfers ends (the interrupt source flags as the activation source is cleared to 0 by the DTC).



#### 11.2.3 DTC Source Address Register (SAR)

SAR designates the source address of data to be transferred by the DTC. For word-size transfer, specify an even source address.


#### 11.2.4 DTC Destination Address Register (DAR)



DAR designates the destination address of data to be transferred by the DTC. For word-size transfer, specify an even destination address.



#### 11.2.5 DTC Transfer Count Register A (CRA)




CRA designates the number of times that data is to be transferred by the DTC.

In normal mode, the entire CRA functions as a 16-bit transfer counter (1 to 65,536). It is decremented by 1 every time data is transferred, and transfer ends when the count reaches H'0000.

In repeat mode or block transfer mode, the CRA is divided into two parts: the upper 8 bits (CRAH) and the lower 8 bits (CRAL). In repeat mode, CRAH holds the number of transfers while CRAL functions as an 8-bit transfer counter (1 to 256). In block transfer mode, CRAH holds the size of blocks while CRAL functions as a block-size counter. CRAL is decremented by 1 every time data is transferred, and the contents of CRAH are sent when the count value reaches H'00.

#### 11.2.6 DTC Transfer Count Register B (CRB)



CRB is a 16-bit register that designates the number of times block data is to be transferred by the DTC in block transfer mode. It functions as a 16-bit transfer counter (1 to 65,536) that is decremented by 1 every time data is transferred, and transfer ends when the count reaches H'0000. The CRB is not available in normal and repeat modes.

#### 11.2.7 DTC Enable Registers A to H (DTCERA to DTCERH)

|       | Address: H'F                         | F0534 to H  | l'FF053B   |                           |                              |             |                            |              |        |  |
|-------|--------------------------------------|---|--|---------------------------|------------------------------|-------------|----------------------------|--------------|--------|--|
|       | Bit:                                 | b7  | b6   | b5                        | b4                           | b3          | b2                         | b1           | b0     |  |
|       |                                      | DTCEn7  | DTCEn6   | DTCEn5                    | DTCEn4                       | DTCEn3      | DTCEn2                     | DTCEn1       | DTCEn0 |  |
| Value | Value after reset:                   |   |  | _                         | —                            | _           | —                          | _            | _      |  |
| Bit   | Symbol                               | Bit   | Name   | Descript                  | ion                          |             |                            |              | R/W    |  |
| 7     | DTCEn7                               | DTCEn7 DTC activation 0: A relevant interrupt source is not selected as a |  |                           |                              |             |                            |              |        |  |
| 6     | DTCEn6 enable DTC activation source. |   |  |                           |                              |             |                            |              | R/W    |  |
| 5     | DTCEn5                               | -   |  |                           |                              |             |                            |              |        |  |
| 4     | DTCEn4                               |   | activation source.   |                           |                              |             |                            |              |        |  |
| 3     | DTCEn3                               | ;   |  |                           | condition]                   |             | _                          |              | R/W    |  |
| 2     | DTCEn2                               | 2   |  |                           | ig this bit to<br>e to a DTC | •           | s a relevar                | nt interrupt | R/W    |  |
| 1     | DTCEn1                               |   |  |                           | conditions                   |             | source.                    |              | R/W    |  |
| 0     | DTCEn0                               | )   |  | Wher                      |                              | L bit in MR | B is set to <sup>-</sup>   | 1 and the    | R/W    |  |
|       |                                      |   | <ul> <li>When the specified number of data transfers has<br/>ended.</li> </ul> |                           |                              |             |                            |              |        |  |
|       |                                      |   |  | DISEL bi                  |                              | he specifie | ly cleared v<br>d number o |              |        |  |
|       | s <sup>.</sup> n = A to              |   |  | <ul><li>Wher 1.</li></ul> | n 0 is writte                | n to DTCE   | after readi                | ng DTCE =    |        |  |

Notes: n = A to H

DTCE bits with no corresponding interrupt are reserved. The write value should always be 0.

DTCER, which is comprised of DTCERA to DTCERH, is a register that specifies DTC activation interrupt sources. The correspondence between interrupt sources and DTCE bits is shown in table 11.1. For DTCE bit setting, use bit manipulation instructions such as BSET and BCLR. If all interrupts are masked, multiple activation sources can be set at one time (only at the initial setting) by writing data after executing a dummy read on the relevant register.



#### Table 11.1 Correspondence between Interrupt Sources and DTCER

|          | Bit              |                  |                |                |                     |                     |                     |                     |  |
|----------|------------------|------------------|----------------|----------------|---------------------|---------------------|---------------------|---------------------|--|
| Register | 7                | 6                | 5              | 4              | 3                   | 2                   | 1                   | 0                   |  |
| DTCERA   | IRQ0             | IRQ1             | IRQ2           | IRQ3           | IRQ4                | IRQ5                | IRQ6                | IRQ7                |  |
| DTCERB   | IADEND_1         | IADCMP_1         | IADEND_2<br>*1 | IADCMP_2<br>*1 | ELC1FP              | ELC2FP              | SCI3_1_RXI          | SCI3_1_TXI          |  |
| DTCERC   | SCI3_2_RXI       | SCI3_2_TXI       | SCI3_3_RXI     | SCI3_3_TXI     | _                   |                     |                     |                     |  |
| DTCERD   | IIC2/SSU_<br>RXI | IIC2/SSU_<br>TXI | —              | —              | ITCMA* <sup>2</sup> | ITCMB* <sup>2</sup> | ITCMC* <sup>2</sup> | ITCMD* <sup>2</sup> |  |
| DTCERE   | ITDMA0_0         | ITDMB0_0         | ITDMC0_0       | ITDMD0_0       | ITDMA0_1            | ITDMB0_1            | ITDMC0_1            | ITDMD0_1            |  |
| DTCERF   | ITDMA1_2<br>*3   | ITDMB1_2<br>*3   | ITDMC1_2<br>*3 | ITDMD1_2<br>*3 | ITDMA1_3<br>*3      | ITDMB1_3<br>*3      | ITDMC1_3<br>*3      | ITDMD1_3<br>*3      |  |
| DTCERG   | —                |                  | —              | ITESC          | ITEMI               | ITEHR               | ITEDY               | ITEWK               |  |
| DTCERH   |                  | —                |                |                | ITGMA               | ITGMB               |                     |                     |  |

Notes: -:: Reserved bit

1. Supported only in the H8S/20223 group.

2. Supported only in the H8S/20103 group.

3. Not supported in the H8S/20103 group.

| Value afte            | Bit:                   | b7<br>SWDTE                 | b6                   | h.C   |              |              |              |              |        |
|-----------------------|------------------------|-----------------------------|----------------------|---|--------------|--------------|--------------|--------------|--------|
| Value afte            |                        | SWDTE                       |                      | b5  | b4           | b3           | b2           | b1           | b0     |
| Value afte            |                        | SWDIE                       | DTVEC6               | DTVEC5  | DTVEC4       | DTVEC3       | DTVEC2       | DTVEC1       | DTVEC0 |
| value alte            | Value after reset: 0 0 |                             | 0                    | 0   | 0            | 0            | 0            | 0            | 0      |
| Bit                   | Symbo                  | Symbol Bit Name Description |                      |   |              |              |              |              |        |
| 7 5                   | SWDTI                  |                             | C software           | 0: Disable  | es the DTC   | activation   | by softwar   | e.           | R/W    |
|                       |                        | acti <sup>.</sup><br>ena    | vation               | 1: Enable   | s the DTC    | activation   | by software  | э.           |        |
|                       |                        | ena                         | DIE                  | Setting th<br>written to  |              | activates D  | TC. Only 1   | can be       |        |
| [Clearing conditions] |                        |                             |                      |   |              |              |              |              |        |
|                       |                        |                             |                      | <ul> <li>When the DISEL bit is 0 and the specified<br/>number of data transfers has not ended.</li> </ul> |              |              |              |              |        |
|                       |                        |                             |                      | • When  | 0 is writter | n to the DIS | SEL bit afte | er a         |        |
|                       |                        |                             |                      |   |              | ed data trar |              |              |        |
|                       |                        |                             |                      |   | ,            |              |              | o the CPU.   |        |
|                       |                        |                             |                      | When the<br>or when t<br>ended, th  |              |              |              |              |        |
| 6 [                   | DTVEC                  |                             | C software           |   | • •          | vector nur   | nber for D1  | ГC           | R/W    |
| 5 [                   | DTVEC                  | 5                           | vation<br>tor 6 to 0 |   | by softwar   |              |              |              | R/W    |
| 4 [                   | DTVEC                  |                             |                      | These bit<br>activation   |              | vector nur   | nber for D1  | C software   | R/W    |
| 3 [                   | DTVEC                  | 23                          |                      |   | -            | is expresse  | ed as H'040  | 00 + (vector | R/W    |
| 2 [                   | DTVEC                  | 2                           |                      | number ×  | 2). For ex   | ample, whe   | en DTVEC     | 6 to         | R/W    |
| 1 [                   | DTVEC                  | 21                          |                      | DTVEC0 = H'10, the vector address is H'0420.  |              |              |              | R/W          |        |
| 0 [                   | DTVEC                  | 0                           |                      | When the  | bit SWDT     | E is 0, thes | e bits can   | be written.  | R/W    |

## 11.2.8 DTC Vector Register (DTVECR)

DTVECR enables or disables DTC activation by software, and sets a vector number for the software activation interrupt.



# 11.3 Activation Sources

The DTC operates when activated by an interrupt request or by a write to DTVECR by software. An interrupt request can be designated by the DTCER bit. At the end of a data transfer (or the last consecutive transfer in the case of chain transfer), the activation source interrupt flag or corresponding bit to DTCER is cleared. For example, the activation source flag, in the case of SCI3\_1\_RXI, is the RDRF flag of SCI3\_1.

When an interrupt has been designated a DTC activation source, existing CPU mask level and interrupt controller priorities have no effect. If there is more than one activation source at the same time, the DTC operates in accordance with the default priorities for the interrupt sources.

Table 11.2 shows a relationship between activation sources and DTCER clear conditions. Figure 11.2 shows a block diagram of DTC activation source control. For details, see section 4, Interrupt Controller.

| Activation Source          | DISEL = 0 and Specified<br>Number of Transfers Has<br>Not Ended | DISEL = 1 or Specified<br>Number of Transfers Has<br>Ended                                       |
|----------------------------|---|--|
| Activation by software     | SWDTE bit is cleared to 0                                       | • SWDTE bit remains set to 1   |
|                            |   | <ul> <li>Interrupt request to CPU</li> </ul>   |
| Activation by an interrupt | Corresponding DTCER bit remains set to 1.                       | Corresponding DTCER bit is cleared to 0.   |
|                            | <ul> <li>Activation source flag is<br/>cleared to 0.</li> </ul> | Activation source flag     remains set to 1.   |
|                            |   | <ul> <li>Interrupt that became the<br/>activation source is<br/>requested to the CPU.</li> </ul> |

| <b>Table 11.2</b> | <b>Relationship between</b> | Activation Sources and DTCER Clearing |
|-------------------|-----------------------------|---------------------------------------|
|-------------------|-----------------------------|---------------------------------------|






Figure 11.2 Block Diagram of DTC Activation Source Control



# 11.4 Location of Register Information and DTC Vector Table

Locate the register information in the on-chip RAM. Register information should be located at the address that is multiple of four. Locating the register information in address space is shown in figure 11.3. Locate the MRA, SAR, MRB, DAR, CRA, and CRB registers, in that order, from the start address of the register information. In the case of chain transfer, register information should be located in consecutive areas as shown in figure 11.3 and the register information start address should be located at the corresponding vector address to the activation source. Figure 11.4 shows correspondences between the DTC vector address and register information. The DTC reads the start address of the register information from the vector address set for each activation source, and then reads the register information from that start address.

When the DTC is activated by software, the vector address is obtained from:  $H'0400 + (DTVECR[6:0] \times 2)$ . For example, if VOFR and DTVECR are H'0000 and H'18 respectively, the vector address is H'0430.

The configuration of the vector address is a 2-byte unit. These two bytes specify the lower bits of the start address. Variable vector addresses can be used by setting VOFR. For details on VOFR settings, see section 4, Interrupt Controller.






Figure 11.3 Locating DTC Register Information in Address Space




Figure 11.4 Correspondence between DTC Vector Address and Register Information



| Origin of<br>Activation<br>Source     | Activation Source                     | Vector<br>Number | Vector Address* <sup>1</sup>  | DTCE* <sup>5</sup> | Priority |
|---------------------------------------|---------------------------------------|------------------|-------------------------------|--------------------|----------|
| Software                              | Write to DTVECR                       | DTVECR           | H'0400 +<br>(DTVECR[6:0] × 2) | —                  | High     |
| External pin                          | IRQ0                                  | 22               | H'42C to H'42D                | DTCEA7             | _        |
|                                       | IRQ1                                  | 23               | H'42E to H'42F                | DTCEA6             | -        |
|                                       | IRQ2                                  | 24               | H'430 to H'431                | DTCEA5             | -        |
|                                       | IRQ3                                  | 25               | H'432 to H'433                | DTCEA4             | -        |
|                                       | IRQ4                                  | 26               | H'434 to H'435                | DTCEA3             | -        |
|                                       | IRQ5                                  | 27               | H'436 to H'437                | DTCEA2             | -        |
|                                       | IRQ6                                  | 28               | H'438 to H'439                | DTCEA1             | -        |
|                                       | IRQ7                                  | 29               | H'43A to H'43B                | DTCEA0             | -        |
| A/D converter<br>unit 1               | IADEND_1<br>(conversion completion)   | 30               | H'43C to H'43D                | DTCEB7             | -        |
|                                       | IADCMP_1<br>(compare condition match) | 31               | H'43E to H'43F                | DTCEB6             | -        |
| A/D converter<br>unit 2* <sup>2</sup> | IADEND_2<br>(conversion completion)   | 32               | H'442 to H'443                | DTCEB5             | -        |
|                                       | IADCMP_2<br>(compare condition match) | 33               | H'444 to H'445                | DTCEB4             | -        |
| ELC                                   | ELC1FP<br>(ELSR12 event occurrence)   | 35               | H'446 to H'447                | DTCEB3             | -        |
|                                       | ELC2FP<br>(ELSR30 event occurrence)   | 36               | H'448 to H'449                | DTCEB2             | _        |
| SCI3 channel 1                        | SCI3_1 RXI                            | 38               | H'44C to H'44D                | DTCEB1             | _        |
|                                       | SCI3_1 TXI                            | 39               | H'44E to H'44F                | DTCEB0             | _        |
| SCI3 channel 2                        | SCI3_2 RXI                            | 42               | H'454 to H'455                | DTCEC7             | -        |
|                                       | SCI3_2 TXI                            | 43               | H'456 to H'457                | DTCEC6             | -        |
| SCI3 channel 3                        | SCI3_3 RXI                            | 46               | H'45C to H'45D                | DTCEC5             | _        |
|                                       | SCI3_3 TXI                            | 47               | H'45E to H'45F                | DTCEC4             | -        |
| IIC2/SSU                              | IIC2/SSU_RXI                          | 60               | H'478 to H'479                | DTCED7             | _ ↓      |
|                                       | IIC3/SSU_TXI                          | 61               | H'47A to H'47B                | DTCED6             | Low      |

## Table 11.3 Interrupt Sources, DTC Vector Addresses, and Corresponding DTCEs

| Origin of<br>Activation<br>Source | Activation Source                               | Vector<br>Number | Vector<br>Address*1 | <b>DTCE</b> * <sup>⁵</sup> | Priority |
|-----------------------------------|---|------------------|---------------------|----------------------------|----------|
| Timer RC* <sup>3</sup>            | ITCMA<br>Input capture A/ compare<br>match A    | 71               | H'48E to H'48F      | DTCED3                     | High     |
|                                   | ITCMB<br>Input capture B/ compare<br>match B    | 72               | H'490 to H'491      | DTCED2                     | _        |
|                                   | ITCMC<br>Input capture C/ compare<br>match C    | 73               | H'492 to H'493      | DTCED1                     | _        |
|                                   | ITCMD<br>Input capture D/ compare<br>match D    | 74               | H'494 to H'495      | DTCED0                     | _        |
| Timer RD<br>unit 0<br>channel 0   | ITDMA0_0<br>Input capture A/ compare<br>match A | 76               | H'498 to H'499      | DTCEE7                     | _        |
|                                   | ITDMB0_0<br>Input capture B/ compare<br>match B | 77               | H'49A to H'49B      | DTCEE6                     | _        |
|                                   | ITDMC0_0<br>Input capture C/ compare<br>match C | 78               | H'49C to H'49D      | DTCEE5                     | _        |
|                                   | ITDMD0_0<br>Input capture D/ compare<br>match D | 79               | H'49E to H'49F      | DTCEE4                     | -        |
| Timer RD<br>unit 0<br>channel 1*4 | ITDMA0_1<br>Input capture A/ compare<br>match A | 82               | H'4A4 to H'4A5      | DTCEE3                     | -        |
|                                   | ITDMB0_1<br>Input capture B/ compare<br>match B | 83               | H'4A6 to H'4A7      | DTCEE2                     | -        |
|                                   | ITDMC0_1<br>Input capture C/ compare<br>match C | 84               | H'4A8 to H'4A9      | DTCEE1                     | -        |
|                                   | ITDMD0_1<br>Input capture D/ compare<br>match D | 85               | H'4AA to H'4AB      | DTCEE0                     | Low      |



| Origin of<br>Activation<br>Source             | Activation Source                               | Vector<br>Number | Vector<br>Address*1 | <b>DTCE</b> * <sup>⁵</sup> | Priority |
|---|---|------------------|---------------------|----------------------------|----------|
| Timer RD<br>unit 1<br>channel 2* <sup>4</sup> | ITDMA1_2<br>Input capture A/ compare<br>match A | 87               | H'4AE to H'4AF      | DTCEF7                     | High     |
|   | ITDMB1_2<br>Input capture B/ compare<br>match B | 88               | H'4B0 to H'4B1      | DTCEF6                     |          |
|   | ITDMC1_2<br>Input capture C/ compare<br>match C | 89               | H'4B2 to H'4B3      | DTCEF5                     | _        |
|   | ITDMD1_2<br>Input capture D/ compare<br>match D | 90               | H'4B4 to H'4B5      | DTCEF4                     | -        |
| Timer RD<br>unit 1<br>channel 3*4             | ITDMA1_3<br>Input capture A/ compare<br>match A | 93               | H'4BA to H'4BB      | DTCEF3                     | -        |
|   | ITDMB1_3<br>Input capture B/ compare<br>match B | 94               | H'4BC to H'4BD      | DTCEF2                     | -        |
|   | ITDMC1_3<br>Input capture C/ compare<br>match C | 95               | H'4BE to H'4BF      | DTCEF1                     | _        |
|   | ITDMD1_3<br>Input capture D/ compare<br>match D | 96               | H'4C0 to H'4C1      | DTCEF0                     | _        |
| Timer RE                                      | ITESC   | 100              | H'4C8 to H'4C9      | DTCEG4                     | -        |
|   | ITEMI   | 101              | H'4CA to H'4CB      | DTCEG3                     |          |
|   | ITEHR   | 102              | H'4CC to H'4CD      | DTCEG2                     | _        |
|   | ITEDY   | 103              | H'4CE to H'4CF      | DTCEG1                     | _        |
|   | ITEWK   | 104              | H'4D0 to H'4D1      | DTCEG0                     | _        |
| Timer RG                                      | ITGMA<br>Input capture A/ compare<br>match A    | 109              | H'4DA to H'4DB      | DTCEH3                     |          |
|   | ITGMB<br>Input capture B/ compare<br>match B    | 110              | H'4DC to H'4DD      | DTCEH2                     | Low      |

- Notes: 1. Vector address indicates the lower 11 bits of vector address when VOFR = H'0000.
  - 2. Supported only in the H8S/20223 group and reserved in other products.
  - 3. Supported only in the H8S/20103 group and reserved in other products.
  - 4. Not supported in the H8S/20103 group and reserved in the H8S/20103 group.
  - 5. DTCE bits with no corresponding interrupt are reserved. The write value should always be 0.

## 11.5 Operation

The DTC stores register information in the on-chip RAM. When activated, the DTC reads register information in the on-chip RAM and transfers data. After the data transfer, it writes updated register information back to the on-chip RAM. Pre-storage of register information in the on-chip RAM makes it possible to transfer data over any required number of channels. There are three transfer modes: normal mode, repeat mode, and block transfer mode. Setting the CHNE bit to 1 allows a number of transfers with a single activation (chain transfer). Setting the CHNS bit to 1 enables chain transfer only when the transfer counter value is 0.

The 24-bit SAR designates the DTC transfer source address and the 24-bit DAR designates the transfer destination address. After each transfer, SAR and DAR are independently incremented, decremented, or left fixed according to the register information.

Figure 11.5 shows a flowchart of DTC operation, and table 11.4 summarizes the chain transfer conditions (for performing the first and second transfers).






Figure 11.5 Flowchart of DTC Operation

RENESAS

| 1st Transfer |      |       |          |      | 2nd <sup>-</sup> | Transfer | -        |                          |
|--------------|------|-------|----------|------|------------------|----------|----------|--------------------------|
| CHNE         | CHNS | DISEL | CR       | CHNE | CHNS             | DISEL    | CR       | DTC Transfer             |
| 0            | _    | 0     | Except 0 | _    | _                | _        | _        | Ends at 1st transfer     |
| 0            |      | 0     | 0        | _    | _                | _        | _        | Ends at 1st transfer     |
| 0            |      | 1     | _        | _    | _                |          |          | Interrupt request to CPU |
| 1            | 0    |       | _        | 0    | —                | 0        | Except 0 | Ends at 2nd transfer     |
|              |      |       |          | 0    | _                | 0        | 0        | Ends at 2nd transfer     |
|              |      |       |          | 0    | _                | 1        | _        | Interrupt request to CPU |
| 1            | 1    | 0     | Except 0 | —    | —                |          |          | Ends at 1st transfer     |
| 1            | 1    |       | 0        | 0    | _                | 0        | Except 0 | Ends at 2nd transfer     |
|              |      |       |          | 0    | _                | 0        | 0        | Ends at 2nd transfer     |
|              |      |       |          | 0    | —                | 1        |          | Interrupt request to CPU |
| 1            | 1    | 1     | Except 0 | _    | _                | _        | _        | Ends at 1st transfer     |
|              |      |       |          |      |                  |          |          | Interrupt request to CPU |

## Table 11.4 Chain Transfer Conditions

#### 11.5.1 Normal Mode

In normal mode, one operation transfers one byte or one word of data. Table 11.5 lists the register function in normal mode. From 1 to 65,536 transfers can be specified. Once the specified number of transfers has ended, a CPU interrupt can be requested.

#### Table 11.5 Register Function in Normal Mode

| Name                             | Abbreviation | Function                                |
|----------------------------------|--------------|---|
| DTC source address register      | SAR          | Designates transfer source address      |
| DTC destination address register | DAR          | Designates transfer destination address |
| DTC transfer count register A    | CRA          | Designates transfer count               |
| DTC transfer count register B    | CRB          | Not used                                |






Figure 11.6 Memory Mapping in Normal Mode

#### 11.5.2 Repeat Mode

In repeat mode, one operation transfers one byte or one word of data. Table 11.6 lists the register function in repeat mode. From 1 to 256 transfers can be specified. Once the specified number of transfers has ended, the initial state of the transfer counter and the address register specified as the repeat area is restored, and transfer is repeated. In repeat mode, the transfer counter value does not reach H'00, therefore CPU interrupts cannot be requested when DISEL = 0.

| Table 11.6 | Register | Function | in | <b>Repeat</b> 1 | Mode |
|------------|----------|----------|----|-----------------|------|
|------------|----------|----------|----|-----------------|------|

| Name                             | Abbreviation | Function                                |
|----------------------------------|--------------|---|
| DTC source address register      | SAR          | Designates transfer source address      |
| DTC destination address register | DAR          | Designates transfer destination address |
| DTC transfer count register AH   | CRAH         | Holds number of transfers               |
| DTC transfer count register AL   | CRAL         | Designates transfer count               |
| DTC transfer count register B    | CRB          | Not used                                |




Figure 11.7 Memory Mapping in Repeat Mode

#### 11.5.3 Block Transfer Mode

In block transfer mode, one operation transfers one block of data. Either the transfer source or the transfer destination is designated as a block area. Table 11.7 lists the register function in block transfer mode. The block size is 1 to 256. When the transfer of one block ends, the initial state of the block size counter and the address register specified as the block area is restored. The other address register is then incremented, decremented, or left fixed according to the register information. From 1 to 65,536 transfers can be specified. Once the specified number of transfers has ended, a CPU interrupt is requested.

#### Table 11.7 Register Function in Block Transfer Mode

| Name                             | Abbreviation | Function                       |
|----------------------------------|--------------|--------------------------------|
| DTC source address register      | SAR          | Designates source address      |
| DTC destination address register | DAR          | Designates destination address |
| DTC transfer count register AH   | CRAH         | Holds block size               |
| DTC transfer count register AL   | CRAL         | Designates block size count    |
| DTC transfer count register B    | CRB          | Designates transfer count      |






Figure 11.8 Memory Mapping in Block Transfer Mode

## 11.5.4 Chain Transfer

Setting the CHNE bit in MRB to 1 enables a number of data transfers to be performed consecutively in response to a single transfer request. SAR, DAR, CRA, CRB, MRA, and MRB can be set independently.

Figure 11.9 shows the operation of chain transfer. When activated, the DTC reads the register information start address stored at the vector address, and then reads the first register information at that start address. The CHNE bit in MRB is checked after the end of data transfer, if the value is 1, the next register information, which is located consecutively, is read and transfer is performed. This operation is repeated until the end of data transfer of register information with CHNE = 0. Setting both the CHNE bit and CHNS bit to 1 enables execution of chain transfer only when the transfer counter value is 0.

In the case of transfer with CHNE set to 1, an interrupt request to the CPU is not generated at the end of the specified number of transfers or by setting of the DISEL bit to 1, and the interrupt source flag for the activation source is not affected.




Figure 11.9 Operation of Chain Transfer

#### 11.5.5 Interrupt Sources

An interrupt request is issued to the CPU when the DTC ends the specified number of data transfers, or when the DTC ends a data transfer for which the DISEL bit was set to 1. In the case of interrupt activation, the interrupt set as the activation source is generated. These interrupts to the CPU are subject to CPU mask level and interrupt controller priority level control.

In the case of activation by software, a software activated data transfer end interrupt (SWDTEND) is generated.

When the DISEL bit is 1 and one data transfer has ended or the specified number of transfers has ended, the SWDTE bit is held at 1 and an SWDTEND interrupt is generated after data transfer ends. The interrupt handling routine should clear the SWDTE bit to 0.

When the DTC is activated by software, an SWDTEND interrupt is not generated during a data transfer wait or during data transfer even if the SWDTE bit is set to 1.



## 11.5.6 Operation Timing




Figure 11.10 DTC Operation Timing (Example in Normal Mode or Repeat Mode)




Figure 11.11 DTC Operation Timing (Example of Block Transfer Mode, with Block Size of 2)






Figure 11.12 DTC Operation Timing (Example of Chain Transfer)

#### 11.5.7 Number of DTC Execution States

Table 11.8 lists execution state for a single DTC data transfer, and table 11.9 shows the number of states required for each execution status.

| Mode           | Vector Read<br>I | Register<br>Information<br>Read/Write<br>J | Data Read<br>K | Data Write<br>L | Internal<br>Operations<br>M |
|----------------|------------------|--|----------------|-----------------|-----------------------------|
| Normal         | 1                | 6  | 1              | 1               | 3                           |
| Repeat         | 1                | 6  | 1              | 1               | 3                           |
| Block transfer | 1                | 6  | Ν              | Ν               | 3                           |

#### Table 11.8 DTC Execution State

Legend:

N: Block size (initial setting value of CRAH and CRAL)



| Object to b | On-<br>Chip<br>RAM                             | On-<br>Chip<br>ROM | Interna | al I/O Re | egister |   |    |   |   |
|-------------|--|--------------------|---------|-----------|---------|---|----|---|---|
| Bus width   | 32   | 16                 |         | 8         |         |   | 16 |   |   |
| Access sta  | tes  | 1                  | 1       | 2         | 3       | 4 | 2  | 3 | 4 |
| Execution   | Vector read S                                  | 1                  | 1       | 2         | 3       | 4 | 2  | 3 | 4 |
| state       | Register information read/write S <sub>J</sub> | 1                  |         |           | _       | _ | _  | _ |   |
|             | Byte data read $S_{\kappa}$                    | 1                  | 1       | 2         | 3       | 4 | 2  | 3 | 4 |
|             | Word data read $S_{\kappa}$                    | 1                  | 1       | 4         | 6       | 8 | 2  | 3 | 4 |
|             | Byte data write $S_{L}$                        | 1                  | 1       | 2         | 3       | 4 | 2  | 3 | 4 |
|             | Word data write $S_{L}$                        | 1                  | 1       | 4         | 6       | 8 | 2  | 3 | 4 |
|             | Internal operation ${\rm S}_{_{\rm M}}$        |                    |         |           |         | 1 |    |   |   |

#### Table 11.9 Number of States Required for Each Execution Status

The number of execution states is calculated from the formula below. Note that  $\Sigma$  means the sum of all transfers activated by one activation source (the number in which the CHNE bit is set to 1 + 1).

Number of execution states =  $I \cdot S_{I} + \Sigma (J \cdot S_{J} + K \cdot S_{K} + L \cdot S_{L}) + M \cdot S_{M}$ 

For example, when the DTC vector address table is located in on-chip ROM and data is transferred from the on-chip ROM to an internal I/O register (two-state access) in normal mode, the time required for the DTC operation is 13 states. The time from activation to the end of the data write is 10 states.



# **11.6 Procedures for Using DTC**

## 11.6.1 Activation by Interrupt

The procedure for using the DTC with interrupt activation is as follows:

- 1. Set the MRA, MRB, SAR, DAR, CRA, and CRB register information in the on-chip RAM.
- 2. Set the start address of the register information in the DTC vector address.
- 3. Set the corresponding bit in DTCER to 1.
- 4. Set the enable bits for the interrupt sources to be used as the activation sources to 1. The DTC is activated when an interrupt used as an activation source is generated.
- 5. After the end of one data transfer, or after the specified number of data transfers have ended, the DTCE bit is cleared to 0 and a CPU interrupt is requested. If the DTC is to continue transferring data, set the DTCE bit to 1.

## 11.6.2 Activation by Software

The procedure for using the DTC with software activation is as follows:

- 1. Set the MRA, MRB, SAR, DAR, CRA, and CRB register information in the on-chip RAM.
- 2. Set the start address of the register information in the DTC vector address.
- 3. Check that the SWDTE bit is 0.
- 4. Write 1 to the SWDTE bit and the vector number to DTVECR.
- 5. Check the vector number written to DTVECR.
- 6. After the end of one data transfer, if the DISEL bit is 0 and a CPU interrupt is not requested, the SWDTE bit is cleared to 0. If the DTC is to continue transferring data, set the SWDTE bit to 1. When the DISEL bit is 1, or after the specified number of data transfers has ended, the SWDTE bit is held at 1 and a CPU interrupt is requested. Clear the SWDTE bit to 0 by an interrupt processing routine.



# **11.7** Examples of Use of the DTC

#### 11.7.1 Normal Mode

An example is shown in which the DTC is used to receive 128 bytes of data via the SCI3.

- Set MRA to fixed source address (SM1 = SM0 = 0), incrementing destination address (DM1 = 1, DM0 = 0), normal mode (MD1 = MD0 = 0), and byte size (Sz = 0). The DTS bit can have any value. Set MRB for one data transfer by one interrupt (CHNE = 0, DISEL = 0). Set the RDR address in SCI3 of SAR, the start address of the RAM area where the data is stored in DAR, and 128 (H'0080) in CRA. CRB can be set to any value.
- 2. Set the start address of the register information at the DTC vector address.
- 3. Set the corresponding bit in DTCER to 1.
- 4. Set the SCI3 to the appropriate receive mode. Set the RIE bit in SCR to 1 to enable the reception complete (RXI) interrupt. Since the generation of a receive error during the SCI reception operation will disable subsequent reception, the CPU should be enabled to accept receive error interrupts.
- 5. Each time reception of one byte of data ends on the SCI3, the RDRF flag in SSR is set to 1, an RXI interrupt is generated, and the DTC is activated. The receive data is transferred from RDR to RAM by the DTC. DAR is incremented and CRA is decremented. The RDRF flag is automatically cleared to 0.
- 6. When CRA becomes 0 after the 128 data transfers have ended, the RDRF flag is held at 1, the DTCE bit is cleared to 0, and an RXI interrupt request is sent to the CPU. The interrupt handling routine should perform termination processing.

#### **11.7.2** Chain Transfer when Transfer Counter = 0

By executing the second data transfer, and performing re-setting of the first data transfer, only when the counter value is 0, 256 or more repeat transfers can be performed.

An example is shown in which a 128-kbyte input buffer is configured. The input buffer is assumed to have been set to start at lower address H'0000. Figure 11.13 shows overview of the chain transfer when the counter value is 0.

- 1. For the first transfer, set the normal mode for input data. Set fixed transfer source address (G/A, etc.), CRA = H'0000 (65,536 times), and CHNE = 1, CHNS = 1, and DISEL = 0.
- 2. Prepare the upper 8-bit addresses of the start addresses for each of the 65,536 transfer start addresses for the first data transfer in a separate area (in ROM, etc.). For example, if the input buffer comprises H'200000 to H'21FFFF, prepare H'21 and H'20.
- 3. For the second transfer, set repeat mode (with the source side as the repeat area) for re-setting the transfer destination address for the first data transfer. Use the upper 8 bits of DAR in the first register information area as the transfer destination. Set CHNE = DISEL = 0. If the above input buffer is specified as H'200000 to H'21FFFF, set the transfer counter to 2.
- 4. Execute the first data transfer 65,536 times by means of interrupts. When the transfer counter for the first data transfer reaches 0, the second data transfer is started. Set the upper 8 bits of the transfer source address for the first data transfer to H'21. The lower 16 bits of the transfer destination address of the first data transfer and the transfer counter are H'0000.
- 5. Next, execute the first data transfer the 65,536 times specified for the first data transfer by interrupts. When the transfer counter for the first data transfer reaches 0, the second data transfer is started. Set the upper 8 bits of the transfer source address for the first data transfer to H'20. The lower 16 bits of the transfer destination address of the first data transfer is H'0000.
- 6. Steps 4 and 5 are repeated endlessly. As repeat mode is specified for the second data transfer, an interrupt request is not sent to the CPU.






Figure 11.13 Chain Transfer when Counter = 0



## 11.7.3 Software Activation

An example is shown in which the DTC is used to transfer a block of 128 bytes of data by software activation. The transfer source address is H'1000 and the destination address is H'2000. The vector number is H'60, so the vector address is H'04C0.

- Set MRA to incrementing source address (SM1 = 1, SM0 = 0), incrementing destination address (DM1 = 1, DM0 = 0), block transfer mode (MD1 = 1, MD0 = 0), and byte size (Sz = 0). The DTS bit can have any value. Set MRB for one block transfer by one interrupt (CHNE = 0). Set the transfer source address (H'1000) in SAR, the transfer destination address (H'2000) in DAR, and 128 (H'8080) in CRA. Set 1 (H'0001) in CRB.
- 2. Set the start address of the register information at the DTC vector address (H'04C0).
- 3. Check that the SWDTE bit in DTVECR is 0. Check that there is currently no transfer activated by software.
- 4. Write 1 to the SWDTE bit and the vector number (H'60) to DTVECR. The write data is H'E0.
- 5. Read DTVECR again and check that H'60 is set to the vector number. If it is not, this indicates that the write has failed. This is because an interrupt occurred between steps 3 and 4 and led to a different software activation. To activate this transfer, go back to step 3.
- 6. If the write was successful, the DTC is activated and a block of 128 bytes of data is transferred.
- 7. After the transfer, an SWDTEND interrupt occurs. The interrupt handling routine should clear the SWDTE bit to 0 and perform other wrap-up processing.



# 11.8 Usage Notes

#### 11.8.1 Module Standby Mode Setting

DTC operation can be disabled or enabled using the module standby control register. The initial value is for DTC operation to be disabled. When the DTC is used, cancel module standby mode. Register access is disabled in module standby mode. Module standby mode cannot be set while the DTC is activated. For details, see section 6, Power-Down Modes.

#### 11.8.2 DTCE Bit Setting

For DTCE bit setting, use bit manipulation instructions such as BSET and BCLR. If all interrupts are disabled, multiple activation sources can be set at one time (only at the initial setting) by writing data after executing a dummy read on the relevant register.

#### 11.8.3 DTC Activation by SCI3, IIC2/SSU and A/D Converter Interrupt Sources

Interrupts and activation sources of the SCI3, IIC2/SSU, and A/D converter are cleared when the DTC reads or writes the prescribed register. Therefore, when the DTC is activated by an interrupt or activation source, the interrupt or activation source will be retained if a read/write of the relevant register is not included in the last chained data transfer.

The above operation is performed regardless of the DISEL bit setting.



# Section 12 Event Link Controller

The event link controller (ELC) connects the events generated by the various peripheral modules to different modules. This function allows direct cooperation between the modules without CPU intervention. A block diagram of the ELC is shown in figure 12.1.

# 12.1 Overview

- Fifty-nine event signals can be directly connected to modules.
- The operation of timer modules can be selected when an event is input to the timer module.
- Events can be connected to ports 3 and 6.
  Single port-pin: An event link can be set for a single specific pin of a port.
  Port group: An event link can be set for a specific group of bits within an 8-bit port.
  In addition, in the specified single pin or group within a port, an event is generated by a change in the value of the linked signals.
- Four channels of events can be generated in arbitrary setting interval using the eventgeneration timer.






Figure 12.1 Block Diagram of Event Link Controller



# **12.2** Register Descriptions

The ELC has the following registers.

- Event link control register (ELCR)
- Event link setting registers 0 to 32 (ELSR0 to ELSR32)
- Event link option setting register A (ELOPA)
- Event link option setting register B (ELOPB)
- Event link option setting register C (ELOPC)
- Port-group setting registers 1 and 2 (PGR1, PGR2)
- Port-group control registers 1 and 2 (PGC1, PGC2)
- Port buffer registers 1 and 2 (PDBF1 and PDBF2)
- Event link port setting registers 0 to 3 (PEL0 to PEL3)
- Event-generation timer control register (ELTMCR)
- Event-generation timer interval setting register A (ELTMSA)
- Event-generation timer interval setting register B (ELTMSB)
- Event-generation timer delay selection register (ELTMDR)
- ELC timer counter (ELTMCNT)

# 12.2.1 Event Link Control Register (ELCR)



| Bit    | Symbol | Bit Name       | Description  | R/W |
|--------|--------|----------------|--|-----|
|        |        | All event link | 0: Linkage of all the events are disabled.             | R/W |
|        | enable |                | 1: Linkage of all the events are enabled.              |     |
| 6 to 0 |        | Reserved       | These bits are read as 1. The write value should be 1. |     |

ELCR controls the operation of the event link controller (ELC) collectively.



#### 12.2.2 Event Link Setting Registers 0 to 32 (ELSR0 to ELSR32)

Address:

H'FF0680 to H'FF0684, H'FF0688, H'FF068A to H'FF068C, H'FF068E, H'FF068F, H'FF0692, H'FF0693, H'FF0695 to H'FF0698, H'FF069D to H'FF06A0

| Dit Ormalia        |       |       | Description |       |       |       |       | D 44/ |
|--------------------|-------|-------|-------------|-------|-------|-------|-------|-------|
| Value after reset: | 0     | 0     | 0           | 0     | 0     | 0     | 0     | 0     |
|                    | ELSn7 | ELSn6 | ELSn5       | ELSn4 | ELSn3 | ELSn2 | ELSn1 | ELSn0 |
| Bit:               | b7    | b6    | b5          | b4    | b3    | b2    | b1    | b0    |

| Bit | Symbol | Bit Name   | Description   | R/W |
|-----|--------|------------|---|-----|
| 7   | ELSn7  | Event link | 00000000: Linkage of the event is disabled.         | R/W |
|     |        | select n7  | 0000001 to 01100001: Set the number specific to the | Э   |
| 6   | ELSn6  | Event link | event signal to be linked.                          | R/W |
|     |        | select n6  | Other than the above: Setting prohibited.           |     |
| 5   | ELSn5  | Event link |   | R/W |
|     |        | select n5  |   |     |
| 4   | ELSn4  | Event link | —   | R/W |
|     |        | select n4  |   |     |
| 3   | ELSn3  | Event link |   | R/W |
|     |        | select n3  |   |     |
| 2   | ELSn2  | Event link |   | R/W |
|     |        | select n2  |   |     |
| 1   | ELSn1  | Event link |   | R/W |
|     |        | select n1  |   |     |
| 0   | ELSn0  | Event link |   | R/W |
|     |        | select n0  |   |     |
|     |        |            |   |     |

[Legend]

n: 0 to 32 (except 5 to 7, 9, 13, 16, 17, 20, and 25 to 28)

Each of ELSR0 to ELSR32 specifies an event signal to be linked for the peripheral module. Table 12.1 shows the correspondence between ELSR0 to ELSR31 and the peripheral modules. Table 12.2 shows the correspondence between the event signal names and the numbers specific to the signals.



| Register Name                  | Peripheral Module (Functions) |
|--------------------------------|-------------------------------|
| ELSR0                          | Timer RA                      |
| ELSR1                          | Timer RB                      |
| ELSR2*1                        | Timer RC                      |
| ELSR3                          | Timer RD_0 channel 0          |
| ELSR4                          | Timer RD_0 channel 1          |
| ELSR8                          | Timer RG                      |
| ELSR10                         | AD converter unit 1           |
| ELSR11* <sup>2</sup>           | AD converter unit 2           |
| ELSR12                         | Interrupts 1                  |
| ELSR14                         | Output port-group 2           |
| ELSR15                         | Output port-group 3           |
| ELSR18                         | Input port-group 2            |
| ELSR19                         | Input port-group 3            |
| ELSR21                         | Single-port 1                 |
| ELSR22                         | Single-port 2                 |
| ELSR23                         | Single-port 3                 |
| ELSR24                         | Single-port 4                 |
| ELSR29                         | Clock oscillator              |
| ELSR30                         | Interrupts 2                  |
| ELSR31                         | DA converter channel 0        |
| ELSR32                         | DA converter channel 1        |
| Note: 1. Supported only in the | H8S/20103 group.              |

## Table 12.1 Correspondence between ELSR and Peripheral Modules

1. Supported only in the H8S/20103 group. note:

2. Supported only in the H8S/20223 group.



| ELSn7 to ELSn0 Bit Value<br>(Signal Number) | Name of Event Signal to Set ELSR            |
|---|---|
| 00000001 (H'01)                             | Timer RA underflow                          |
| 00000010 (H'02)                             | Timer RB underflow                          |
| 00000011 (H'03)*1                           | Timer RC overflow                           |
| 00000100 (H'04)* <sup>1</sup>               | Timer RC compare-match A                    |
| 00000101 (H'05)*1                           | Timer RC compare-match B                    |
| 00000110 (H'06)* <sup>1</sup>               | Timer RC compare-match C                    |
| 00000111 (H'07)* <sup>1</sup>               | Timer RC compare-match D                    |
| 00001000 (H'08)                             | Timer RD_0 channel 0 overflow               |
| 00001001 (H'09)                             | Timer RD_0 channel 0 compare-match A        |
| 00001010 (H'0A)                             | Timer RD_0 channel 0 compare-match B        |
| 00001011 (H'0B)                             | Timer RD_0 channel 0 compare-match C        |
| 00001100 (H'0C)                             | Timer RD_0 channel 0 compare-match D        |
| 00001101 (H'0D)                             | Timer RD_0 channel 1 overflow               |
| 00001110 (H'0E)                             | Timer RD_0 channel 1 underflow              |
| 00001111 (H'0F)                             | Timer RD_0 channel 1 compare-match A        |
| 00010000 (H'10)                             | Timer RD_0 channel 1 compare-match B        |
| 00010001 (H'11)                             | Timer RD_0 channel 1 compare-match C        |
| 00010010 (H'12)                             | Timer RD_0 channel 1 compare-match D        |
| 00100001 (H'21)                             | Timer RG overflow                           |
| 00100010 (H'22)                             | Timer RG underflow                          |
| 00100011 (H'23)                             | Timer RG compare-match A                    |
| 00100100 (H'24)                             | Timer RG compare-match B                    |
| 00101001 (H'29)                             | AD conversion end in AD converter unit 1    |
| 00101010 (H'2A)* <sup>2</sup>               | AD conversion end in AD converter unit 2    |
| 00101100 (H'2C)                             | Input edge detection on input port-group 1  |
| 00101101 (H'2D)                             | Input edge detection on input port-group 2  |
| 00101111 (H'2F)                             | Input edge detection on single input port 1 |
| 00110000 (H'30)                             | Input edge detection on single input port 2 |
| 00110001 (H'31)                             | Input edge detection on single input port 3 |
| 00110010 (H'32)                             | Input edge detection on single input port 4 |
| 00110111 (H'37)                             | Voltage-drop detection in LVD               |

## Table 12.2 Correspondence between Event Signal Names and ELSn Bit Values



| ELSn7 to ELSn0 Bit Value<br>(Signal Number) | Name of Event Signal to Set ELSR                       |
|---|--|
| 00111000 (H'38)                             | Voltage-drop reset detection in LVD                    |
| 00111001 (H'39)                             | CPG backup start                                       |
| 00111010 (H'3A)                             | WDT increment  |
| 00111011 (H'3B)                             | WDT reset  |
| 00111100 (H'3C)                             | Timer RE interval (week, day, hour, minute, or second) |
| 00111101 (H'3D)                             | DTC transfer end                                       |
| 00111110 (H'3E)                             | Transmit-buffer empty in IIC2/SSU                      |
| 00111111 (H'3F)                             | Transmit end in IIC2/SSU                               |
| 01000000 (H'40)                             | Receive-buffer full in IIC2/SSU                        |
| 01000001 (H'41)                             | Stop-condition detection in IIC2/SSU                   |
| 01000010 (H'42)                             | Arbitration loss/overrun error in IIC2/SSU             |
| 01000011 (H'43)                             | NACK detection/conflict error in IIC2/SSU              |
| 01001010 (H'4A)                             | SCI3_1 transmit-buffer empty                           |
| 01001011 (H'4B)                             | SCI3_1 transmit end                                    |
| 01001100 (H'4C)                             | SCI3_1 receive-buffer full                             |
| 01001101 (H'4D)                             | SCI3_1 transfer error                                  |
| 01001110 (H'4E)                             | SCI3_2 transmit-buffer empty                           |
| 01001111 (H'4F)                             | SCI3_2 transmit end                                    |
| 01010000 (H'50)                             | SCI3_2 receive-buffer full                             |
| 01010001 (H'51)                             | SCI3_2 transfer error                                  |
| 01010010 (H'52)                             | SCI3_3 transmit-buffer empty                           |
| 01010011 (H'53)                             | SCI3_3 transmit end                                    |
| 01010100 (H'54)                             | SCI3_3 receive-buffer full                             |
| 01010101 (H'55)                             | SCI3_3 transfer error                                  |
| 01011110 (H'5E)                             | Timer ELC event 0                                      |
| 01011111 (H'5F)                             | Timer ELC event 1                                      |
| 01100000 (H'60)                             | Timer ELC event 2                                      |
| 01100001 (H'61)                             | Timer ELC event 3                                      |
| Other than the above: Setting               | prohibited   |
| Note: 1 Selected for the H                  | 3S/20103 group   |

RENESAS

Note: 1. Selected for the H8S/20103 group.

2. Selected for the H8S/20223 group.

#### 12.2.3 Event Link Option Setting Register A (ELOPA)

|         | Address: H'F  | F06B5       |         |   |              |             |              |                   |          |  |  |
|---------|---|-------------|---------|---|--------------|-------------|--------------|-------------------|----------|--|--|
|         | Bit:  | b7          | b6      | b5  | b4           | b3          | b2           | b1                | b0       |  |  |
|         |   | TMRA        | AM[2:1] | TMRE  | 3M[2:1]      | TMRC        | CM[2:1]      | TMR               | D1M[2:1] |  |  |
| Value a | fter reset:   | 1           | 1       | 1   | 1            | 1           | 1            | 1                 | 1        |  |  |
| Bit     | Symbol  | Bit         | Name    | Descript                                      | ion          |             |              |                   | R/W      |  |  |
| 7       | TMRAM   | Tim         | er RA   | 00: Time                                      | r starts cou | inting.     |              |                   | R/W      |  |  |
| 6       | [2:1]   | ope         | ents.   |   |              |             |              |                   |          |  |  |
|         |   | sele        | eci     | 10: Settir                                    | ng prohibite | ed.         |              |                   |          |  |  |
|         |   |             |         | 11: Events disabled.                          |              |             |              |                   |          |  |  |
| 5       | TMRBM         Timer RB         00: Timer starts counting. |             |         |   |              |             |              |                   | R/W      |  |  |
| 4       | [2:1]   | ope<br>sele | eration | 01: Time                                      | r counts ev  | ents.       |              |                   |          |  |  |
|         |   | Sele        | eci     | 10: Setting prohibited.                       |              |             |              |                   |          |  |  |
|         |   |             |         | 11: Events disabled.                          |              |             |              |                   |          |  |  |
| 3       | TMRCM   | Tim         | er RC   | 00: Time                                      | r starts cou | inting.     |              |                   | R/W      |  |  |
| 2       | [ <b>2</b> :1]* <sup>1</sup>                              | ope<br>sele | eration | 01: Time                                      | r counts ev  | ents.       |              |                   |          |  |  |
|         |   | Sele        | eci     | 10: Time                                      | r performs   | input-captı | ure operatio | on.* <sup>2</sup> |          |  |  |
|         |   |             |         | 11: Even                                      | ts disabled  |             |              |                   |          |  |  |
| 1       | TMRD1M  | 1 Tim       | er RD_0 | 00: Time                                      | r starts cou | inting.     |              |                   | R/W      |  |  |
| 0       | [2:1] channel 0 01: Timer counts events.                  |             |         |   |              |             |              |                   |          |  |  |
|         |   | ope<br>sele |         | 10: Timer performs input-capture operation.*3 |              |             |              |                   |          |  |  |
|         |   |             |         | 11: Even                                      | ts disabled  |             |              |                   |          |  |  |

Note: 1. Selected only for the H8S/20103 group and reserved in other products. When writing, b'11 should be written.

2. The TRCCNT value is captured by GRD.

3. The TRDCNT\_0 value is captured by GRD\_0.


ELOPA determines the operation of timer RA, timer RB, timer RC, and timer RD\_0 when an event is input to the timer.

| A                                  | ddress: H  | FF06B6 |                       |         |              |             |              |           |         |  |  |
|------------------------------------|--|--------|-----------------------|---------|--------------|-------------|--------------|-----------|---------|--|--|
|                                    | Bit:         b7         b6         b5         b4         b3         b2         b1         b0           TMRD2M[2:1]   _         _ |        |                       |         |              |             |              |           |         |  |  |
|                                    |  | TMRD2  | 2M[2:1]               | _       | _            | _           | _            | _         | _       |  |  |
| Value after reset: 1 1 1 1 1 1 1 1 |  |        |                       |         |              |             |              |           | 1       |  |  |
| Bit Symbol Bit Name Description    |  |        |                       |         |              |             |              | R/W       |         |  |  |
| 7, 6                               | TMRD   |        | er RD_0               | 00: Tir | ner starts o | counting.   |              |           | R/W     |  |  |
|                                    | [2:1]  |        | nnel 1<br>ation selec |         | ner counts   | events.     |              |           |         |  |  |
|                                    |  | oper   | alion selec           |         | ner perforr  | ns input-ca | pture opera  | ation.*   |         |  |  |
|                                    | 11: Events disabled.   |        |                       |         |              |             |              |           |         |  |  |
| 5 to 0                             | _  | Res    | erved                 | These   | bits are re  | ad as 1. Th | ne write val | ue should | be 1. — |  |  |
| Note:                              | * The  |        | T_1 value i           |         |              |             |              |           |         |  |  |

#### **Event Link Option Setting Register B (ELOPB)** 12.2.4

ELOPB determines the operation of timer RD 0 when an event is input to the timer.

#### 12.2.5 **Event Link Option Setting Register C (ELOPC)**



The TRGCNT value is captured by GRB. Note: \*

ELOPC determines the operation of timer RG when an event is input to the timer.



#### 12.2.6 Port-Group Setting Registers 1 and 2 (PGR1 and PGR2)

|       | Address:     | H'FF06A2, H | l'FF06A3            |                     |                         |              |            |             |       |  |  |
|-------|--------------|-------------|---------------------|---------------------|-------------------------|--------------|------------|-------------|-------|--|--|
|       | Bit:         | b7          | b6                  | b5                  | b4                      | b3           | b2         | b1          | b0    |  |  |
|       |              | PGRn7       | PGRn6               | PGRn5               | PGRn4                   | PGRn3        | PGRn2      | PGRn1       | PGRn0 |  |  |
| Value | after reset: | 0           | 0                   | 0                   | 0                       | 0            | 0          | 0           | 0     |  |  |
| Bit   | Symbo        | l Bit       | Name                | Descrip             | Description             |              |            |             |       |  |  |
| 7     | PGRn7        |             | rt-group<br>ting n7 | 0: The po<br>same ç |                         | t specified  | as the mer | nber of the | R/W   |  |  |
| 6     | PGRn6        |             | rt-group<br>ting n6 | 1: The po<br>same ç | ort bit is sp<br>group. | ecified as t | he membe   | r of the    | R/W   |  |  |
| 5     | PGRn5        |             | rt-group<br>ting n5 | _                   |                         |              |            |             | R/W   |  |  |
| 4     | PGRn4        |             | rt-group<br>ting n4 |                     |                         |              |            |             | R/W   |  |  |
| 3     | PGRn3        |             | rt-group<br>ting n3 |                     |                         |              |            |             | R/W   |  |  |
| 2     | PGRn2        |             | rt-group<br>ting n2 | _                   |                         |              |            |             | R/W   |  |  |
| 1     | PGRn1        |             | rt-group<br>ting n1 | _                   |                         |              |            |             | R/W   |  |  |
| 0     | PGRn0        |             | rt-group<br>ting n0 |                     |                         |              |            |             | R/W   |  |  |
|       | ndl          |             |                     |                     |                         |              |            |             |       |  |  |

Address: H'FF06A2, H'FF06A3

[Legend]

n: 1 or 2

PGR specifies each port bit in the same 8-bit I/O port as the member of a group. One to eight port bits can be specified as the members of the same group as required. The correspondence between PGR and ports is shown in table 12.3.



| A   | ddress:  | H'FF06A6 | 6, H'FF06A7                 |  |                             |             |                                |              |     |  |  |
|---|--|----------|-----------------------------|--|-----------------------------|-------------|--------------------------------|--------------|-----|--|--|
|   | Bit:   | b7       | b6                          | b5   | b4                          | b3          | b2                             | b1           | b0  |  |  |
|   |  | —        | F                           | GCOn[2:0]  |                             | —           | PGCOVEn                        | PGCIn[1      | :0] |  |  |
| Value aft   | er reset:  | 1        | 0                           | 0  | 0                           | 1           | 0                              | 0            | 0   |  |  |
| Bit   | Symb   | ol       | Bit Name                    | Descri   | ption                       |             |                                |              | R/W |  |  |
| 7   | _  |          | Reserved                    | This bit   | is read as                  | 1. The wri  | te value sho                   | ould be 1.   | _   |  |  |
| 6 to 4  |  |          |                             |  |                             |             |                                |              |     |  |  |
|   | operation 001: 1 is output when the event is input. select                                 |          |                             |  |                             |             |                                |              |     |  |  |
|   | 010: The toggled (inverted) value is output when the event is input.                       |          |                             |  |                             |             |                                |              |     |  |  |
|   |  |          |                             | 011: The buffer value is output when the event is input. |                             |             |                                |              |     |  |  |
|   |  |          |                             |  |                             |             | out in the gro<br>event is inp |              |     |  |  |
| 3   |  |          | Reserved                    | This bit   | is read as                  | 1. The wri  | te value sho                   | ould be 1.   |     |  |  |
| 2   | PGCC   | VEn      | PDBF                        | 0: Ove   | writing PD                  | BF is disat | oled.                          |              | R/W |  |  |
|   |  |          | overwrite                   | 1: Ove   | writing PD                  | BF is enab  | led.                           |              |     |  |  |
| 1, 0  | PGCIr  | n[1:0]   | Event output<br>edge select |  | ent is gene<br>ge of the ex | •           | detection c<br>ut signal.      | f the rising | R/W |  |  |
|   | 01: Event is generated upon detection of the falling<br>edge of the external input signal. |          |                             |  |                             |             |                                |              |     |  |  |
| 1X: Event is generated upon detection of both the<br>rising and falling edge of the external input<br>signal. |  |          |                             |  |                             |             |                                |              |     |  |  |

# 12.2.7 Port-Group Control Registers 1 and 2 (PGC1 and PGC2)

n: 1 or 2

X: Don't care.

For the output port-group, PGC specifies the form of outputting the signal externally via the port when the event signal is input. For the input port-group, PGC enables/disables overwriting of PDBF and specifies the conditions of event generation (edge of the externally input signal).

RENESAS

The correspondence between PGR and ports is shown in table 12.3.

#### 12.2.8 Port Buffer Registers 1 and 2 (PDBF1 and PDBF2)

|       | Address:                | ldress: H'FF06AA, H'FF06AB |             |             |   |           |           |         |        |  |
|-------|-------------------------|----------------------------|-------------|-------------|---|-----------|-----------|---------|--------|--|
|       | Bit:                    | b7                         | b6          | b5          | b4  | b3        | b2        | b1      | b0     |  |
|       |                         | PDBFn7                     | PDBFn6      | PDBFn5      | PDBFn4  | PDBFn3    | PDBFn2    | PDBFn1  | PDBFn0 |  |
| Value | after reset:            | 0                          | 0           | 0           | 0   | 0         | 0         | 0       | 0      |  |
| Bit   | Symbo                   | ol Bit                     | Name        | Descript    | ion   |           |           |         | R/W    |  |
| 7     | PDBFr                   | 17 Port                    | t buffer n7 | Data is tra | ansferred b   | etween PI | DR and PD | BF when | R/W    |  |
| 6     | PDBFr                   | 16 Port                    | t buffer n6 |             | an event is input. Write access to the bit specified as<br>a member of the input port-group by the CPU is |           |           |         |        |  |
| 5     | PDBFr                   | 15 Port                    | t buffer n5 | invalid. Fo | R/W   |           |           |         |        |  |
| 4     | PDBFr                   | 14 Port                    | t buffer n4 | -           |   |           |           |         | R/W    |  |
| 3     | PDBFr                   | 13 Port                    | t buffer n3 | -           |   |           |           |         | R/W    |  |
| 2     | PDBFr                   | 2 Port                     | t buffer n2 | _           |   |           |           |         | R/W    |  |
| 1     | PDBFr                   | 1 Port                     | t buffer n1 | _           |   |           |           |         | R/W    |  |
| 0     | 0 PDBFn0 Port buffer n0 |                            |             |             |   |           |           |         | R/W    |  |
|       | ondl                    |                            |             |             |   |           |           |         |        |  |

[Legend]

n: 1, 2

PDBF is an 8-bit readable/writable register used in combination with PGR. For PDBF operations, see section 12.3, Operation. The correspondence of PPBF and PDR is shown in table 12.3.

#### Table 12.3 Registers Related to Port-Groups and Corresponding Port Numbers

| Port Group Setting<br>Register (PGR) | Port Group Control<br>Register (PGC) | Port Buffer Register<br>(PDBF) | Port Number |
|--------------------------------------|--------------------------------------|--------------------------------|-------------|
| PGR1                                 | PGC1                                 | PDBF1                          | Port 3      |
| PGR2                                 | PGC2                                 | PDBF2                          | Port 6      |

#### 12.2.9 Event Link Port Setting Registers 0 to 3 (PEL0 to PEL3)

|        | Address: H'FF | 06AD to | H'FF06B0                 |   |   |   |  |  |     |
|--------|---------------|---------|--------------------------|---|---|---|--|--|-----|
|        | Bit:          | b7      | b6                       | b5  | b4  | b3  | b2   | b1   | b0  |
|        |               | _       | PSN                      | In[1:0]   | PS  | Pn[4:3]   |  | PSPn[2:0]  |     |
| Value  | after reset:  | 1       | 0                        | 0   | 0   | 0   | 0  | 0  | 0   |
| Bit    | Symbol        | Bit     | Name                     | Descript  | tion  |   |  |  | R/W |
| 7      |               | Re      | served                   | This bit is   | s read as   | 1. The write  | value sho  | uld be 1.  |     |
| 6<br>5 | PSMn[1:0]     |         | ent link<br>ecification  | port i<br>00: 0<br>01: 1<br>1X: T<br>th<br>• For th<br>to be<br>00: E<br>e<br>01: E<br>e<br>1X: E | is specified<br>is output<br>is output<br>The toggle<br>he event is<br>he input po<br>output is<br>Event is out<br>dge.<br>Event is out<br>dge.<br>Event is out | when the ev<br>when the ev<br>d (inverted)<br>input.<br>ort, the edge | vent is inpu<br>vent is inpu<br>value is o<br>e on which<br>etection of<br>etection of<br>etection o | ut.<br>ut.<br>utput when<br>the event is<br>the rising | R/W |
| 4<br>3 | PSPn[4:3]     |         | rt number<br>ecification | 01: Port<br>10: Port  | •   | onding to P<br>onding to P  |  |  | R/W |
| 2      | PSPn2         |         | number                   | A bit nun   | nber in an  | 8-bit port is   | specified.   |  | R/W |
| 1      | PSPn1         | spe     | ecification              |   |   |   |  |  | R/W |
| 0      | PSPn0         |         |                          |   |   |   |  |  | R/W |
| [Lege  | -             |         |                          |   |   |   |  |  |     |
| n:     | 0 to 3        |         |                          |   |   |   |  |  |     |

X: Don't care.

. . .

PEL specifies the 1-bit port (hereinafter referred to as a single-port) to which an event is to be linked, the port operation upon the event signal input, and the conditions of event generation. With this LSI, a total of four bits in either port 3 or port 6 (8-bit ports) can be specified as single-ports.

RENESAS

# 12.2.10 Event-Generation Timer Control Register (ELTMCR)

| A        | Address:   | H'FF06B8 | 3   |             |        |                          |             |             |             |        |  |  |
|----------|------------|----------|-----|-------------|--------|--------------------------|-------------|-------------|-------------|--------|--|--|
|          | Bit:       | b7       |     | b6          | b5     | b4                       | b3          | b2          | b1          | b0     |  |  |
|          |            | TMRS     | TR  | —           | _      | —                        |             | CLSR        | S[3:0]      |        |  |  |
| Value af | ter reset: | 0        |     | 1           | 1      | 1                        | 0           | 0           | 0           | 0      |  |  |
| Bit      | Syml       | bol      | Bit | Name        |        | Description              | Description |             |             |        |  |  |
| 7        | TMR        | STR      | Tin | ner count s | start  | 0: Counter is            | stopped.    |             |             | R/W    |  |  |
|          |            |          |     |             |        | 1: Counter is            | increment   | ed.         |             |        |  |  |
| 6 to 4   | —          |          | Re  | served      |        | These bits a be 1.       | re read as  | 1. The writ | e value sho | ould — |  |  |
| 3 to 0   | CLSF       | RS[3:0]  |     | ock source  | (¢ELC) | 0000: φ                  |             |             |             | R/W    |  |  |
|          |            |          | sel | ect         |        | 0001:                    |             |             |             |        |  |  |
|          |            |          |     |             |        | 0010:                    |             |             |             |        |  |  |
|          |            |          |     |             |        | 0011: φ/8                |             |             |             |        |  |  |
|          |            |          |     |             |        | 0100:                    |             |             |             |        |  |  |
|          |            |          |     |             |        | 0101:                    |             |             |             |        |  |  |
|          |            |          |     |             |        | 0110:                    |             |             |             |        |  |  |
|          |            |          |     |             |        | 0111:                    |             |             |             |        |  |  |
|          |            |          |     |             |        | 1000:                    |             |             |             |        |  |  |
|          |            |          |     |             |        | 1001:                    |             |             |             |        |  |  |
|          |            |          |     |             |        | 1010:                    |             |             |             |        |  |  |
|          |            |          |     |             |        | 1011:                    |             |             |             |        |  |  |
|          |            |          |     |             |        | 1100:                    |             |             |             |        |  |  |
|          |            |          |     |             |        | 1101: <sub>(</sub> /8192 |             |             |             |        |  |  |
|          |            |          |     |             |        | 1110: Reser              |             |             | -           |        |  |  |
| Notor    | _          |          |     |             |        | 1111: Reser              |             |             | ed.)        |        |  |  |

Note: Be sure to stop the counter before changing the clock source.

ELTMCR controls the ELTMCNT operation and selects the clock source.



| A          | ddress: H'F                    | F06B9 | )                    |         |             |            |                |     |     |
|------------|--------------------------------|-------|----------------------|---------|-------------|------------|----------------|-----|-----|
|            | Bit:                           | b7    | b6                   | b5      | b4          | b3         | b2             | b1  | b0  |
|            |                                |       | C1CLS                | 6[3:0]  |             |            |                |     |     |
| Value afte | er reset:                      | 1     | 0                    | 0       | 0           | 1          | 0              | 0   | 0   |
| Bit        | it Symbol Bit Name Description |       |                      |         |             |            |                |     |     |
| 7 to 4     | C1CLS                          | [3:0] | Channel 1            | 0000: C | lock source | e øELC/1   |                |     | R/W |
|            |                                |       | event-<br>generation | 0001: C | lock source | e φELC/2   |                |     |     |
|            |                                |       | interval select      | 0010: C | lock source | e φELC/4   |                |     |     |
|            |                                |       |                      | 0011: C | lock source | e φELC/8   |                |     |     |
|            |                                |       |                      | 0100: C | lock source | e øELC/16  |                |     |     |
|            |                                |       |                      | 0101: C | lock source | e øELC/32  |                |     |     |
|            |                                |       |                      | 0110: C | lock source | e øELC/64  |                |     |     |
|            |                                |       |                      | 0111: C | lock source | e          | 3              |     |     |
|            |                                |       |                      | 1000: C | lock source | e          | 6 (initial val | ue) |     |
|            |                                |       |                      | 1001: C | lock source | e øELC/512 | 2              |     |     |
|            |                                |       |                      | 1010: C | lock source | e          | 24             |     |     |
|            |                                |       |                      | 1011: C | lock source | e øELC/204 | 18             |     |     |
|            |                                |       |                      | 1100: C | lock source | e          | 96             |     |     |
|            |                                |       |                      | 1101: C | lock source | e          | 92             |     |     |
|            |                                |       |                      | 1110: C | lock source | e          | 384            |     |     |
|            |                                |       |                      | 1111: C | lock source | e          | 768            |     |     |

# 12.2.11 Event-Generation Timer Interval Setting Register A (ELTMSA)



| Bit    | Symbol     | Bit Name                      | Description        | R/W |
|--------|------------|-------------------------------|--------------------|-----|
| 3 to 0 | C0CLS[3:0] | Channel 0                     | 0000: Clock source | R/W |
|        |            | event-                        | 0001: Clock source |     |
|        |            | generation<br>interval select | 0010: Clock source |     |
|        |            |                               | 0011: Clock source |     |
|        |            |                               | 0100: Clock source |     |
|        |            |                               | 0101: Clock source |     |
|        |            |                               | 0110: Clock source |     |
|        |            |                               | 0111: Clock source |     |
|        |            |                               | 1000: Clock source |     |
|        |            |                               | 1001: Clock source |     |
|        |            |                               | 1010: Clock source |     |
|        |            |                               | 1011: Clock source |     |
|        |            |                               | 1100: Clock source |     |
|        |            |                               | 1101: Clock source |     |
|        |            |                               | 1110: Clock source |     |
|        |            |                               | 1111: Clock source |     |

Note: Do not set B'0000 when the clock source is set to  $\phi s$ .

ELTMSA determines the event-generation interval for channels 0 and 1, and sets the division ratio for the clock source specified by ELTMCR.



| A         | ddress: H'I | F06BA | A                    |                    |             |           |               |       |     |  |  |
|-----------|-------------|-------|----------------------|--------------------|-------------|-----------|---------------|-------|-----|--|--|
|           | Bit:        | b7    | b6                   | b5                 | b4          | b3        | b2            | b1    | b0  |  |  |
|           |             |       | C3CLS                | [3:0]              |             |           |               |       |     |  |  |
| Value aft | er reset:   | 1     | 0                    | 0                  | 0           | 1         | 0             | 0     | 0   |  |  |
| Bit       | Symbo       | d     | Bit Name             | Descr              | iption      |           |               |       | R/W |  |  |
| 7 to 4    | C3CLS       | [3:0] | Channel 3            | 0000:              | Clock sourc | e ∳ELC/1  |               |       | R/W |  |  |
|           |             |       | event-<br>generation | 0001:              | Clock sourc | e ¢ELC/2  |               |       |     |  |  |
|           |             |       | interval select      | 0010:              | Clock sourc | e ¢ELC/4  |               |       |     |  |  |
|           |             |       |                      | 0011:              |             |           |               |       |     |  |  |
|           |             |       |                      | 0100: Clock source |             |           |               |       |     |  |  |
|           |             |       |                      | 0101:              | Clock sourc | e ¢ELC/32 |               |       |     |  |  |
|           |             |       |                      | 0110:              | Clock sourc | e ¢ELC/64 |               |       |     |  |  |
|           |             |       |                      | 0111:              | Clock sourc | e ¢ELC/12 | 8             |       |     |  |  |
|           |             |       |                      | 1000:              | Clock sourc | e ¢ELC/25 | 6 (initial va | alue) |     |  |  |
|           |             |       |                      | 1001:              | Clock sourc | e ¢ELC/51 | 2             |       |     |  |  |
|           |             |       |                      | 1010:              | Clock sourc | e ¢ELC/10 | 24            |       |     |  |  |
|           |             |       |                      | 1011:              | Clock sourc | e ¢ELC/20 | 48            |       |     |  |  |
|           |             |       |                      | 1100:              | Clock sourc | e ¢ELC/40 | 96            |       |     |  |  |
|           |             |       |                      | 1101:              | Clock sourc | e øELC/81 | 92            |       |     |  |  |
|           |             |       |                      | 1110:              | Clock sourc | e ∳ELC/16 | 384           |       |     |  |  |
|           |             |       |                      | 1111:              | Clock sourc | e øELC/32 | 768           |       |     |  |  |

# 12.2.12 Event-Generation Timer Interval Setting Register B (ELTMSB)



| Bit    | Symbol     | Bit Name                      | Description                                       | R/W |
|--------|------------|-------------------------------|---|-----|
| 3 to 0 | C2CLS[3:0] | Channel 2                     | 0000: Clock source $\phi$ ELC/1                   | R/W |
|        |            | event-                        | 0001: Clock source                                |     |
|        |            | generation<br>interval select | 0010: Clock source                                |     |
|        |            |                               | 0011: Clock source                                |     |
|        |            |                               | 0100: Clock source                                |     |
|        |            |                               | 0101: Clock source                                |     |
|        |            |                               | 0110: Clock source                                |     |
|        |            |                               | 0111: Clock source                                |     |
|        |            |                               | 1000: Clock source $\phi$ ELC/256 (initial value) |     |
|        |            |                               | 1001: Clock source                                |     |
|        |            |                               | 1010: Clock source                                |     |
|        |            |                               | 1011: Clock source                                |     |
|        |            |                               | 1100: Clock source                                |     |
|        |            |                               | 1101: Clock source                                |     |
|        |            |                               | 1110: Clock source                                |     |
|        |            |                               | 1111: Clock source                                |     |

Note: Do not set B'0000 when the clock source is set to  $\phi s$ .

ELTMSB determines the event-generation interval for channels 2 and 3, and sets the division ratio for the clock source specified by ELTMCR.



|         | Address: H'F | F06BE | 3            |            |           |      |        |     |          |
|---------|--------------|-------|--------------|------------|-----------|------|--------|-----|----------|
|         | Bit:         | b7    | b6           | b5         | b4        | b3   | b2     | b1  | b0       |
|         |              |       | C3DLY[1:0]   | C2DI       | _Y[1:0]   | C1DI | Y[1:0] | COD | 0LY[1:0] |
| Value a | after reset: | 0     | 0            | 0          | 0         | 0    | 0      | 0   | 0        |
| Bit     | Symbol       |       | Bit Name     | Descript   | ion       |      |        |     | R/W      |
| 7, 6    | C3DLY[1      |       | Channel 3    | 00: No de  | elay      |      |        |     | R/W      |
|         |              |       | delay select | 01: 1 cloo | ck cycle  |      |        |     |          |
|         |              |       |              | 10: 2 clo  | ck cycles |      |        |     |          |
|         |              |       |              | 11: 3 clo  | ck cycles |      |        |     |          |
| 5, 4    | C2DLY[1      | -     |              | 00: No de  | elay      |      |        |     | R/W      |
|         |              |       | delay select | 01: 1 clo  | ck cycle  |      |        |     |          |
|         |              |       |              | 10: 2 clo  | ck cycles |      |        |     |          |
|         |              |       |              | 11: 3 clo  | ck cycles |      |        |     |          |
| 3, 2    | C1DLY[1      | -     | Channel 1    | 00: No de  | elay      |      |        |     | R/W      |
|         |              |       | delay select | 01: 1 clo  | ck cycle  |      |        |     |          |
|         |              |       |              | 10: 2 clo  | ck cycles |      |        |     |          |
|         |              |       |              | 11: 3 cloo | ck cycles |      |        |     |          |
| 1, 0    | C0DLY[1      | -     | 0] Channel 0 | 00: No de  | elay      |      |        |     | R/W      |
|         |              |       | delay select | 01: 1 clo  | ck cycle  |      |        |     |          |
|         |              |       |              | 10: 2 cloo | ck cycles |      |        |     |          |
|         |              |       |              | 11: 3 clo  | ck cycles |      |        |     |          |


#### 12.2.13 Event-Generation Timer Delay Selection Register (ELTMDR)

Note: There is no delay when the event-generation interval is set to clock source  $\phi/1$ .

ELTMDR determines the necessary delay time, which is the time from the specified eventgeneration timing (= interval) to the actual generation timing of the event in terms of the cycles of the selected clock source.



# 12.2.14 ELC Timer Counter (ELTMCNT)



ELTMCNT is a 16-bit readable/writable up-counter. To select the input clock signal to be supplied to the counter, use the CLSRS[3:0] bits in ELTMCR. ELTMCNT cannot be accessed in 8-bit units; it must always be accessed in 16-bit units. The initial value of ELTMCNT is H'0000.

To set the event-generation interval to the time from starting of the timer to generation of the first event, set the counter to 0.





# 12.3 Operation

# 12.3.1 Relation between Interrupt Processing and Event Linking

The modules incorporated in this LSI are provided with the interrupt request status flags and the bits to enable/disable these interrupt requests. When an interrupt request is generated in a module, the corresponding interrupt request status flag is set. If the corresponding interrupt request is enabled then, the interrupt requested is issued to the CPU.

In contrast, the ELC uses interrupt requests (hereinafter referred to as events) generated in modules as event signals that directly activate other modules. This means that the event signal can be used whether or not the interrupt signal is enabled. Figure 12.2 shows the relation between the interrupt processing and ELC.





# 12.3.2 Event Linkage

When an event has been set as a trigger in the event-link setting registers (ELSR0 to ELSR32) and then occurs, that event is linked with the corresponding module (activate the module). Only one type of event can be connected with one module. When a module is to be activated by the event-link controller, the operation of the module must be set up in advance. Table 12.4 lists the operations of modules when an event is input.



| Module               | Operations when Event is Input  |                   |   |  |  |  |  |  |  |
|----------------------|---|-------------------|---|--|--|--|--|--|--|
| Timer RA<br>Timer RB | Each timer operates differently depending on the setting of the relevant event link option setting register as below. |                   |   |  |  |  |  |  |  |
| Timer RC             | Starts counting when an event signal is input.  |                   |   |  |  |  |  |  |  |
| Timer RD             | Counts the input event  | S.                |   |  |  |  |  |  |  |
| Timer RG             | <ul> <li>Performs input-capture<br/>RA and timer RB)</li> </ul>   | operation when    | an event is input. (except timer  |  |  |  |  |  |  |
| A/D converter        | Starts A/D conversion whe   | en an event signa | I is input.   |  |  |  |  |  |  |
| D/A converter        | Starts D/A conversion whe   | en an event signa | l is input.   |  |  |  |  |  |  |
| Output ports         | The value of PDR (port data register) changes when an event signal is   | Port-groups       | The port-group operates differently depending on the settings as below. |  |  |  |  |  |  |
|                      | input. (The value of the  |                   | Changes the PDR value   |  |  |  |  |  |  |
|                      | signal to be output from the relevant external pin  |                   | to the specified value.   |  |  |  |  |  |  |
|                      | changes.)   |                   | <ul> <li>Transfers the PDBF values to the PDR.</li> </ul>               |  |  |  |  |  |  |
|                      |   |                   | Shifts out the bit value.   |  |  |  |  |  |  |
|                      |   | Single-ports      | Changes the PDR value to the specified value.                           |  |  |  |  |  |  |
| Input ports          | When the signal value of  | Port-groups       | Generates an event.   |  |  |  |  |  |  |
|                      | the input pin changes.  | Single-ports      |   |  |  |  |  |  |  |
|                      | When an event is input  | Port-groups       | Transfers the signal value of the external pin to PDBF.                 |  |  |  |  |  |  |
|                      |   | Single-ports      | Event connection is impossible.   |  |  |  |  |  |  |
| Clock oscillator     | Switches the clock source   | to the low-speed  | on-chip oscillator operation.   |  |  |  |  |  |  |
| Interrupt controller | Issues an interrupt reques  | t to the CPU, and | the DTC starts to transfer data.  |  |  |  |  |  |  |

# Table 12.4 Operations of Modules when Event is Input

# 12.3.3 Operation of Peripheral Timer Modules When Event is Input

Three different operations are performed depending on the ELOP settings when an event is input.

• Counting-Start Operation

When an event is input, the timer starts counting, which sets the count start bit\* in each timer control register to 1. An event that is input while the count start bit is 1 is invalid.

- Event-Counter Operation Event-input is selected as the timer clock source and the timer counts events.
- Input-Capture Operation

When an event is input, the timer performs input-capture operation.

Note: \* See the descriptions on the bit in the relevant timer section.

# 12.3.4 Operation of A/D and D/A Converters When Event is Input

The A/D and D/A converter start A/D and D/A conversion, respectively, which sets the start bits\* in the A/D control register and the output enable bits\* in the D/A control register to 1.

Note: \* See the descriptions on the bit in the A/D and D/A converter sections.



# 12.3.5 Port Operation upon Event Input and Event Generation

The port operation to be performed upon event input to the port can be set and the operation causing the port to generate an event can be set.

# (1) Single-Ports and Port-Groups

There are two event link modes: event link to single-ports and event link to port-groups. In the former mode, events can be connected to single-ports in an 8-bit port. In the latter mode, events can be connected to port-groups consisting of any two or more bits in the same 8-bit port.

A single-port can be set by specifying any one bit in the port\* to which an event can be connected using the PEL register. A port-group can be set by specifying any two or more bits in the port\* to which an event can be connected using the PGR register. One input port-group and one output port-group can be set in the same port.

If the port bit is specified as both a single-port and a member of a port-group, both functions are effective when the relevant port is input, whereas only the group-port function is effective when the relevant port is output.

The input or output direction of ports can be selected using the PCR register. PCR should be set so that all the bits in the same port-group should have the same direction.

Note: Port 3 and port 6

# (2) Event Generation by Input Single-Ports

An input single-port generates an event when the signal value of the external pin connected to the relevant port changes. The event-generation condition is specified using the PEL0 to PEL3 registers. An example of operation is shown in figure 12.3.

# (3) Output Single-Port Operation upon Event Input

When an event is input to an output single-port, the PDR value of the relevant port changes. The specific change of the PDR value is specified using the PEL0 to PEL3 registers. Thus, the change of the PDR value changes the signal value of the external pin connected to the relevant port. An example of operation is shown in figure 12.3.



#### (4) Input Port-Group Operation upon Event Input and Event Generation

An input port-group generates an event when the signal value of any one of the external pins connected to the relevant port-group changes. The event-generation condition is specified using the PGC1 and PGC2 registers. When an event is input to an input port-group, the signal value of the external pin upon event input is transferred to PDBF. In this case, only the values of the bits specified as members of the input port-group are transferred. An example of operation is shown in figure 12.4.

# (5) Output Port-Group Operation upon Event Input

When an event is input to an output port-group, the PDR values change to the values according to the PGC1 or PGC2 settings. An example of operation is shown in figure 12.5.






Figure 12.3 Event Linkage related to Single-Ports






Figure 12.4 Event Linkage related to Input Port-Groups



# (6) Operation of Port Buffer Registers

#### (a) Input Port-Groups

When an event is input to an input port-group, the signal value of the external pin of the bit specified as the members of the input port-group is transferred to PDBF. If another event is input to the input port-group in this state, the current PDR value is transferred or not depending on the PGCOVE bit setting in PGC as described below.

• PGCOVE = 0 (overwriting PDBF is disabled)

If the PDBF value that has been transferred upon the latest event input has already been read by the CPU (or transferred by the DTC), the signal value of the external pin is transferred to PDBF. If not read, the signal value of the external pin is not transferred and the input event is invalid.

• PGCOVE = 1 (overwriting PDBF is enabled)

When another event is input to an input port-group, the signal value of the external pin is transferred to PDBF.

#### (b) Output Port-Groups

If an output port-group is specified so that it should output the PDBF value, the PDBF value is transferred to PDR when an event is input to the output port-group. In this case, only the values of the bits specified as the members of the output port-group are transferred

If an output port-group is specified so that it should shift out the bit values in the group (PGCO bits = 1xx in PGC), the PDBF data is transferred to PDR, and then the PDR value is shifted bit by bit from MSB to LSB. The initial value to be output to the port-group should be provided in PDBF.

Examples of operation are shown in figures 12.5 and 12.6.

# (7) Restrictions on Writing to PDR or PDBF by CPU

When the ELCON bit in ELCR is set to 1, write access to the following registers is invalid.

- If bits are specified as members of the input port-group and the event-linkage is set for the port-group, write access to the relevant bits in PDBF by the CPU is invalid.
- If port bits are specified as members of the output port-group, write access to the relevant bits in PDR by the CPU is invalid.
- If a port bit is specified as an output single-port and the event-linkage is set (by ELSR) for the port, write access to the relevant bit in PDR by the CPU is invalid.




Figure 12.5 Event Linkage related to Output Port-Groups





Figure 12.6 Bit-Shifting Operation of Output Port-Groups

RENESAS



# 12.3.6 Event-Generation Timer

The event-generation timer can generate an event at specified interval. The generated event can be connected to another module. The features of the timer are given below.

- The interval can be generated using the 16-bit free-running counter.
- The delay time (of 0 to 3 counter clock cycles) can be set, which is the time from the set eventgeneration timing (= interval) to actual generation of the event.
- Four-channel event output is available (figure 12.8).




Figure 12.7 Block Diagram of Event-Generation Timer




Figure 12.8 Operation of Event-Generation Timer



# 12.3.7 Procedure for Linking Events

The following describes the procedure for linking events.

- 1. Set the operation of the module to which an event is to be linked.
- 2. To the ELSRn register corresponding to the module to which an event signal is to be linked, set the number of the event signal.
- 3. If events are to be linked to timers, set the ELOPA to ELOPC registers corresponding to the timers as required.
- 4. Set the ELCON bit in ELCR to 1, which enables linkage of all the events.
- 5. Set the operation of the module from which an event is output, and start the module. This allows the event output from the module to start the module to which an event is linked as specified.
- 6. To stop event linkage of some independent modules, set B'00000000 to the ELSn7 to ELSn0 bits in the ELSRn corresponding to the modules. To stop linkage of all the events, clear the ELCON bit in ELCR to 0.

If events are linked to ports, set the registers corresponding to the ports as below.

- PDR: Set the initial values of the output ports.
- PCR: Set the I/O direction of the ports.
- PGR: If ports are used as a port-group, set the ports (in bit units) to be grouped.
- PGC: Set the operation of the port-group.
- PEL: If ports are used as single-ports, set the ports, the operation of the ports when an event is input, and the condition when an event is generated.

# Section 13 Timer RA

The timer RA is an 8-bit reload timer with a prescaler. The prescaler and the timer are comprised of a reload register and a counter, respectively.

# 13.1 Overview

• Operating mode: 5 modes

Timer mode: Counts internal count sources.

Pulse output mode: Counts internal count sources and produces a toggle output in timer underflow.

Event counter mode: Counts external events.

Pulse width measurement mode: Measures the pulse width of external pulses.

Pulse cycle measurement mode: Measures the pulse cycle of external pulses.

- Selection of nine count sources
   φ, φ/2, φ/8, φ/32, φ/64, φ/128, φ40, φsub, or an external event input to the TRAIO pin.
- An interrupt generated on an underflow of the counter




Figure 13.1 Block Diagram of Timer RA



Table 13.1 shows the timer RA input/output pins.

#### Table 13.1Pin Configuration

| Name                  | Abbreviation | I/O    | Function                                    |
|-----------------------|--------------|--------|---|
| Timer RA input/output | TRAIO        | I/O    | External event input and pulse input/output |
| Timer RA output       | TRAO         | Output | Inverted pulse output of TRAIO output       |

# **13.2** Register Descriptions

The timer RA has the following registers:

- Timer RA control register (TRACR)
- Timer RA I/O control register (TRAIOC)
- Timer RA mode register (TRAMR)
- Timer RA prescaler register (TRAPRE)
- Timer RA timer register (TRATR)
- Timer RA interrupt request status register (TRAIR)



# 13.2.1 Timer RA Control Register (TRACR)

|         | Address: H'l | FF06F0 |               |            |  |               |             |            |        |  |  |  |
|---------|--------------|--------|---------------|------------|--|---------------|-------------|------------|--------|--|--|--|
|         | Bit:         | b7     | b6            | b5         | b4   | b3            | b2          | b1         | b0     |  |  |  |
|         |              | _      | _             | TUNDF      | TEDGF  | _             | TSTOP       | TCSTF      | TSTART |  |  |  |
| Value a | fter reset:  | 0      | 0             | 0          | 0  | 0             | 0           | 0          | 0      |  |  |  |
| Bit     | Symbo        | ol B   | it Name       | Descrip    | tion   |               |             |            | R/W    |  |  |  |
| 7, 6    | —            | R      | eserved       | These bi   | ts are read  | as 0. The     | write value | d should b | e 0. — |  |  |  |
| 5       | TUNDF        |        | mer RA        |            | condition]   |               |             |            | R/W    |  |  |  |
|         |              | ur     | nderflow flag | l • Whe    | n timer RA   | underflows    | s from H'00 | to H'FF.   |        |  |  |  |
|         |              |        |               | [Clearing  | condition]   |               |             |            |        |  |  |  |
|         |              |        |               | When       | n 0 is writte  | en to this bi | t*          |            |        |  |  |  |
| 4       | TEDGF        |        | alid edge     | [Setting   | [Setting condition]  |               |             |            |        |  |  |  |
|         |              | de     | etection flag | with       | <ul> <li>When the pulse width measurement is completed<br/>with TSTART in TRACR = 1, in pulse width<br/>measurement mode.</li> </ul> |               |             |            |        |  |  |  |
|         |              |        |               | seco       | n the timer<br>nd time afte<br>s is input, ir  | er a valid e  | dge of the  | measurem   |        |  |  |  |
|         |              |        |               | [Clearing  | condition]   |               |             |            |        |  |  |  |
|         |              |        |               | When       | n 0 is writte  | en to this bi | t*          |            |        |  |  |  |
| 3       |              | R      | eserved       | This bit i | s read as C  | . The write   | value sho   | uld be 0.  |        |  |  |  |
| 2       | TSTOF        |        | mer RA        | 0: Timer   | RA countir   | ng is contin  | ued.        |            | R/W    |  |  |  |
| _       |              |        | ount forced   | 1: Timer   | RA countir   | ng is forceo  | lly stopped |            |        |  |  |  |



| Bit   | Symbol   | Bit Name   | Description   | R/W |
|-------|----------|--|---|-----|
| 1     | TCSTF    | Timer RA   | 0: Timer RA counting has been stopped.  | R   |
|       |          | count status   | 1: Timer RA counting is in progress.  |     |
|       |          | flag   | [Setting condition]   |     |
|       |          | <ul> <li>When 1 is written to TSTART and counting is started.</li> </ul> |   |     |
|       |          |  | • The start of counting after ELOPA of the event link controller is selected counting by timer RA, the specified event is occurred, and the TSTART bit is set to 1. |     |
|       |          |  | [Clearing condition]  |     |
|       |          |  | <ul> <li>When 0 is written to TSTART and counting is<br/>stopped.</li> </ul>  |     |
|       |          |  | <ul> <li>When 1 is written to TSTOP and counting is<br/>stopped.</li> </ul>   |     |
| 0     | TSTART   | Timer RA   | 0: Timer RA counting is stopped.  | R/W |
|       |          | count start  | 1: Timer RA counting is started.  |     |
| Note: | 1. A MOV | instruction shou   | Id be used to write 0 to this register.   |     |

2. The timer RA registers should not be accessed until the TCSIF bit changes after the TSTART bit is set, apart from TRACR which can be read at any time during timer operation.

TRACR controls the timer RA counter and indicates the timer RA state.

• TSTOP bit (timer RA count forced stop)

Setting this bit to 1 initializes the counter of the timer and the prescaler, bits TSTART and TCSTF, and timer outputs. This bit is always read as 0.



# 13.2.2 Timer RA I/O Control Register (TRAIOC)

|         | Address: H  | l'FF06F | 1                          |                     |                               |                                  |             |             |         |  |  |  |
|---------|---|---------|----------------------------|---------------------|-------------------------------|----------------------------------|-------------|-------------|---------|--|--|--|
|         | Bit:  | b7      | b6                         | b5                  | b4                            | b3                               | b2          | b1          | b0      |  |  |  |
|         |   |         | TIOGT[1:0]                 | TIPF                | [1:0]                         | TIOSEL                           | TOENA       | TOPCR       | TEDGSEL |  |  |  |
| Value a | ifter reset:  | 0       | 0                          | 0                   | 0                             | 0                                | 0           | 0           | 0       |  |  |  |
| Bit     | Symbo   | bl      | Bit Name                   | Descrip             | tion                          |                                  |             |             | R/W     |  |  |  |
| 7, 6    | TIOGT   | [1:0]   | TRAIO ever<br>input contro |                     | t control is<br>bled.)        | not perforn                      | ned. (Even  | ts are alwa | ays R/W |  |  |  |
|         |   |         |                            |                     | t control is<br>n IRQ2 inp    | performed.<br>ut is high.)       | (Events a   | re enabled  |         |  |  |  |
|         |   |         |                            | 10: Setti           | ng prohibit                   | ed                               |             |             |         |  |  |  |
|         |   |         |                            | 11: Setti           | ng prohibit                   | ed                               |             |             |         |  |  |  |
| 5, 4    | TIPF[1:   |         | TRAIO input filter select  | t 00: No fi         | 00: No filter operation       |                                  |             |             |         |  |  |  |
|         |   |         |                            | 01: Filter          | 01: Filtered (Sampled at φ)   |                                  |             |             |         |  |  |  |
|         |   |         |                            |                     | 10: Filter                    | 10: Filtered (Sampled at \phi/8) |             |             |         |  |  |  |
|         |   |         |                            | 11: Filter          | red (Sampl                    | ed at                            |             |             |         |  |  |  |
|         |   |         |                            |                     | its should t<br>tput mode.    | be set to B                      | 00 in timer | mode and    |         |  |  |  |
| 3       | TIOSE   | L       | TRAIO input                | t 0: Input          | 0: Input from the TRAIO pin   |                                  |             |             |         |  |  |  |
|         |   |         | select                     | 1: Input            | 1: Input from the LIN         |                                  |             |             |         |  |  |  |
| 2       | TOENA   | 4       | TRAO outpu                 | ut 0: TRAC          | 0: TRAO outputs are disabled. |                                  |             |             |         |  |  |  |
|         |   |         | enable                     | 1: TRAC             | 1: TRAO outputs are enabled.  |                                  |             |             |         |  |  |  |
|         | This bit should be set to 0 except in event counter mode and pulse output mode. |         |                            |                     |                               |                                  |             |             |         |  |  |  |
| 1       | TOPCF   | 3       | TRAIO outp                 | ut 0: TRAIC         | 0: TRAIO outputs are enabled. |                                  |             |             |         |  |  |  |
|         |   |         | control                    | 1: TRAIC            | O outputs a                   | re disabled                      | l.          |             |         |  |  |  |
|         |   |         |                            | This bit s<br>mode. | should be s                   | set to 0 exc                     | ept in puls | e output    |         |  |  |  |



| Bit | Symbol  | Bit Name        | Description  | R/W               |  |  |  |  |  |                              |  |                  |  |  |  |  |  |
|-----|---------|-----------------|--|-------------------|--|--|--|--|--|------------------------------|--|------------------|--|--|--|--|--|
| 0   | TEDGSEL | Input/output    | Timer mode   | R/W               |  |  |  |  |  |                              |  |                  |  |  |  |  |  |
|     |         | polarity switch | This bit should be set to 0.   |                   |  |  |  |  |  |                              |  |                  |  |  |  |  |  |
|     |         |                 |  | Pulse output mode |  |  |  |  |  |                              |  |                  |  |  |  |  |  |
|     |         |                 | 0: The initial value of TRAIO output is set at a high level.   |                   |  |  |  |  |  |                              |  |                  |  |  |  |  |  |
|     |         |                 | 1: The initial value of TRAIO output is set at a low level.  |                   |  |  |  |  |  |                              |  |                  |  |  |  |  |  |
|     |         |                 |  |                   |  |  |  |  |  |                              |  | Event count mode |  |  |  |  |  |
|     |         |                 | <ol> <li>Counter incremented at the TRAIO input rising<br/>edge. The initial value of TRAIO output is set at a<br/>low level.</li> </ol> |                   |  |  |  |  |  |                              |  |                  |  |  |  |  |  |
|     |         |                 |  |                   |  |  |  |  |  |                              |  |                  |  |  |  |  | <ol> <li>Counter incremented at the TRAIO input falling<br/>edge. The initial value of TRAIO output is set at<br/>a high level.</li> </ol> |
|     |         |                 | Pulse width measurement mode   |                   |  |  |  |  |  |                              |  |                  |  |  |  |  |  |
|     |         |                 | 0: Measures the low-level width of TRAIO input.  |                   |  |  |  |  |  |                              |  |                  |  |  |  |  |  |
|     |         |                 |  |                   |  |  |  | 1: Measures the high-level width of TRAIO input. |  |                              |  |                  |  |  |  |  |  |
|     |         |                 |  |                   |  |  |  |  |  | Pulse cycle measurement mode |  |                  |  |  |  |  |  |
|     |         |                 | 0: Measures from the rising edge of the measurement pulse to the next rising edge.   |                   |  |  |  |  |  |                              |  |                  |  |  |  |  |  |
|     |         |                 | 1: Measures from the falling edge of the<br>measurement pulse to the next falling edge.  |                   |  |  |  |  |  |                              |  |                  |  |  |  |  |  |

Note: When TCSTF = 1, do not rewrite this register.

- TIOGT1 bit and TIOGT0 bit (TRAIO event input control 1 and 0) These bits control input events in event counter mode.
- TIPF1 bit and TIPF0 bit (TRAIO input filter select 1 and 0) If filtered operation is selected, the input is determined when the same value is sampled three times in succession from the TRAIO pin.

#### 13.2.3 Timer RA Mode Register (TRAMR)

| Ac         | Idress:  | H'FF06F2            |                                    |  |   |  |             |              |     |
|------------|----------|---------------------|------------------------------------|--|---|--|-------------|--------------|-----|
|            | Bit:     | b7                  | b6                                 | b5                                       | b4  | b3   | b2          | b1           | b0  |
|            |          | TCKCUT              |                                    | TCK[2:0                                  | )]  | _  |             | TMOD[2:0]    |     |
| Value afte | r reset: | 0                   | 0                                  | 0  | 0   | 0  | 0           | 0            | 0   |
| Bit        | Sym      | bol                 | Bit Name                           | D  | escription  |  |             |              | R/W |
| 7          | TCK      | CUT                 | Timer RA cou<br>source cutoff      |  | Count sourc<br>Count sourc  |  |             |              | R/W |
| 6 to 4     | ТСК      | [2:0]* <sup>2</sup> | Timer RA cou<br>source select      | 00<br>0 <sup>-</sup><br>10<br>10<br>11   | 00: \$<br>01: \$<br>40: \$<br>10: \$<br>40<br>11: \$<br>20: \$<br>5<br>5<br>5<br>5<br>5<br>5<br>5<br>5<br>5<br>5<br>5<br>5<br>5<br>5<br>5<br>5<br>5<br>5<br>5 |  |             |              | R/W |
| 3          | —        |                     | Reserved                           | TI                                       | nis bit is read   | as 0. The  | write value | should be 0. | _   |
| 2 to 0     | ТМС      | DD[2:0]             | Timer RA<br>operating mo<br>select | de 00<br>0 <sup>-</sup><br>10<br>10<br>1 | 00: Timer mo<br>01: Pulse out<br>10: Event cou<br>11: Pulse wid<br>00: Pulse cyc<br>01: Setting pr<br>10: Setting pr<br>11: Setting pr                        | out mode<br>int mode<br>th measure<br>le measure<br>ohibited<br>ohibited |             | -            | R/W |

Note: 1. The counting should be stopped (when both the TSTART and TCSTF bits in TRACR are 0) when this register is modified.


RENESAS

- 2. If the internal  $\phi/40$  clock is selected, the high-speed on-chip oscillator must be operating. As long as the internal  $\phi40$  clock is selected, do not stop the high-speed on-chip oscillator.
- TCK2 bit and TCK0 bit (timer RA count source select) A count source is selected if the mode is not the event count mode.
- TMOD2 bit to TMOD0 bit (timer RA operating mode select) Writing to TRAMR initializes the output level.

#### 13.2.4 Timer RA Interrupt Enable Status Register (TRAIR)

| A          | ddress: I   | H'FF06F5                  |                      |  |  |              |             |           |     |  |  |  |
|------------|---|---------------------------|----------------------|--|--|--------------|-------------|-----------|-----|--|--|--|
|            | Bit:  | b7                        | b6                   | b5   | b4   | b3           | b2          | b1        | b0  |  |  |  |
|            |   | TRAIE                     | TRAIF                | —  | _  | —            | _           | _         | —   |  |  |  |
| Value afte | er reset:   | 0                         | 0                    | 0  | 0  | 0            | 0           | 0         | 0   |  |  |  |
| Bit        | Sym   | bol Bit                   | Name                 | Descrip  | tion   |              |             |           | R/W |  |  |  |
| 7          | TRAI  | E Tim                     | er RA                | 0: Timer   | RA interru   | pt requests  | s are disab | led.      | R/W |  |  |  |
|            |   |                           | rrupt<br>iest enable | 1: Timer   | 1: Timer RA interrupt requests are enabled.                                      |              |             |           |     |  |  |  |
| 6          | TRAI  |                           | er RA                | [Setting   | [Setting condition]  |              |             |           |     |  |  |  |
|            |   | interrupt<br>request flag |                      | • When the timer RA underflows.  |  |              |             |           |     |  |  |  |
|            |   | iequ                      | lest hay             |  | • When the input pulse measurement is completed in pulse width measurement mode. |              |             |           |     |  |  |  |
|            |   |                           |                      | <ul> <li>When the timer RA prescaler underflows at the<br/>second time after a valid edge of measurement<br/>pulse is input, in pulse cycle measurement mode.</li> </ul> |  |              |             |           |     |  |  |  |
|            |   |                           |                      | [Clearing  | g condition]   |              |             |           |     |  |  |  |
|            |   |                           |                      | • When 1 is read from the bit and then 0 is written to.  |  |              |             |           |     |  |  |  |
|            | <ul> <li>When the DTC is activated by a TRAIF interrupt,<br/>and the DISEL bit in MRB of the DTC is 0.</li> </ul> |                           |                      |  |  |              |             |           | ,   |  |  |  |
| 5 to 0     |   | Res                       | erved                | This bit i   | s read as C  | ). The write | e value sho | uld be 0. |     |  |  |  |

#### 13.2.5 Timer RA Prescaler Register (TRAPRE)




TRAPRE consists of a reload register and an 8-bit counter, each with an initial value of H'FF.

If a down-count is performed using the count source selected with TRAMR and an underflow occurs, the value of the reload register is loaded to the counter. The underflow becomes a count source for TRATR.

The reload register and the counter are assigned to the same address. On write, a value is written to the reload register, and on read, a counter value is read. During a write to TRAPRE the load timing from the reload register to the counter differs between counting in progress and counting stopped. Writing to TRAPRE when counting is stopped causes the data to be written to both the reload register and the counter. Writing to TRAPRE during counting causes the new value to be written to the reload register after four cycles of count source, and to be loaded to the counter in synchronization with the next count source.



#### 13.2.6 Timer RA Timer Register (TRATR)



TRATR consists of a reload register and an 8-bit counter, each with an initial value of H'FF. TRATR performs a down-count of the prescaler underflows. When an underflow occurs in TRATR, the value of the reload register is loaded to the counter and a timer RA interrupt request is generated at the same time.

The reload register and the counter are assigned to the same address. On write, a value is written to the reload register, and on read, a counter value is read. However, on read in pulse cycle measurement mode, a value in the read buffer is read. During a write to TRATR the load timing from the reload register to the counter differs between counting in progress and counting stopped. Writing to TRATR when counting is stopped causes the data to be written to both the reload register and the counter. Writing to TRATR during counting causes the new value to be written to the reload register in synchronization with an underflow of the prescaler first after four counts of the count source, and to be loaded to the counter in synchronization with the next underflow of the prescaler.

TRAPRE and TRATR should not be set to H'00 at the same time.



### 13.3 Operation

#### 13.3.1 Operations Common to Various Modes

#### (1) Starting and Stopping Operation

Writing the value 1 to the TSTART bit in TRACR starts counting in a set operating mode; writing the value 0 to the TSTART bit stops the counting. The prescaler counts down in the counter clock cycle to be input into the prescaler. The timer counts down using the underflow of the prescaler as a count source.

#### (2) Forced Termination of Operation

Writing 1 to the TSTOP bit in TRACR stops the counting forcibly. When the counting is stopped, the timer counter, the prescaler counter, and any associated flags are initialized while the reload registers of the prescaler and the timer counter are retained.

#### (3) Interrupt Request

An interrupt request is generated on the underflow of the timer RA counter.

#### (4) Reading and Writing Count Value

Reading registers TRAPRE and TRATR reads count values from each register. If a write is performed to TRAPRE or TRATR when the counting is stopped, a specified value is written to both the reload register and the counter.

If a write is performed to the TRAPRE register during counting, first a set value is written to the reload register in synchronization with the count source after four cycles of count source, and the set value is then transferred to the prescaler counter in synchronization with the next count source. If a write is performed to the TRATR register, a set value is written to the reload register in synchronization with the underflow of the prescaler, and the set value is transferred to the timer counter in synchronization the next underflow of the prescaler. For this reason, if a write is performed to TRAPRE or TRATR during counting, the value of the counter is not updated immediately after the execution of the write command. Figure 13.2 shows an example operation where a count value is rewritten when the timer RA is counting.






Figure 13.2 Rewriting Count Value When Timer RA Counting is in Progress

#### 13.3.2 Timer Mode

This mode counts internal clocks as a count source. Setting the TMOD[2:0] bits in TRAMR to B'000 activates the timer mode operation. A count source is selected in terms of the TCK[2:0] bits in TRAMR.

#### 13.3.3 Pulse Output Mode

This mode counts internal clocks as a count source, and toggle-outputs pulses from the TRAIO pin each time the counter underflows. Setting the TMOD[2:0] bits in TRAMR to B'001 activates pulse the output mode operation. A count source is selected using the TCK[2:0] bits in TRAMR. The initial output value of the pin is set using the TEDGSEL bit in TRAIOC. By setting the TOENA bit in TRAIOC, a reverse output can be output from the TRAO pin to the TRAIO pin.



#### 13.3.4 Event Counter Mode

This mode counts external events that are input from the TRAIO pin as a count source. Setting the TMOD[2:0] bits in TRAMR to B'010 activates the event-counter mode operation. By setting the TEDGSEL bit in TRAIOC, it is possible to specify whether counting is to be performed on the rising or falling edge of an input event from the TRAIO pin. Also, by setting the TIOGT[1:0] bits in TRAIOC, a function enables external event input when the IRQ2 pin is at a high level. Setting the TIPF[1:0] bits in TRAIOC allows applying a filter to external event input. Similar to the pulse output operation mode, a toggle can be output from the TRAO pin in synchronization with an underflow of the timer counter. In event counter mode, even if 1 is written to the TSTART bit, the value of the TCSTF bit will not become 1 unless the corresponding event signal is input. If the event signal is input while TCSTF=1, the number of times the event has occurred minus 3. If the event signal is input while TCSTF=1, the number time the event has occurred = counter value.

#### 13.3.5 Pulse Width Measurement Mode

This mode measures the pulse width of external signals that are input from the TRAIO pin. Setting the TMOD[2:0] bits in TRAMR to B'011 activates the pulse width measurement mode operation. A count source is selected in terms of the TCK[2:0] bits in TRAMR. The TEDGSEL bit in TRAIOC can be used to specify whether the low-level width or the high-level width of input pulses is to be measured. Setting the TIPF[1:0] bits in TRAIOC allows applying a filter to external pulse input. Figure 13.3 shows an operation example of pulse width measurement mode.






Figure 13.3 Operation Example of Pulse Width Measurement Mode



#### 13.3.6 Pulse Cycle Measurement Mode

This mode measures the cycle of external pulses that are input from the TRAIO pin. Setting the TMOD[2:0] bits in TRAMR to B'100 activates the pulse cycle measurement operation. The TEDGSEL in TRAIOC can be used to specify whether the period from the falling edge to another falling edge of the input pulse of the TRAIO pin is to be measured or the period from the rising edge to another rising edge is to be measured. Setting the TIPF[1:0] bits in TRAIOC also enables to apply a filter to external pulse input. Count sources are selected using the TCK[2:0] bits in TRAMR.

After the start of timer counting, each time a valid input edge is input from the TRAIO pin, a value is transferred from the counter of the timer RA to the read buffer in synchronization with the underflow of the timer RA prescaler. The value in the read buffer is retained until the timer RA register is read. Also, after a value is transferred to the read buffer, a value is transferred from the reload register to the counter in synchronization with the next underflow of the timer RA prescaler. Reading of the read buffer should not be performed until the TEDGF bit in TRACR is set to 1. An interrupt request is generated either when the TEDGF bit in TRACR is set to 1 or when the timer RA counter underflows.

For pulse input to the TRAIO pin, pulses with a cycle greater than double the cycle of the timer RA prescaler should be input. Also, input pulses for which the high pulse width and the low pulse width are greater than the cycle of the timer RA prescaler. If pulses with a short cycle are input, the input is ignored in some cases.

Figure 13.4 shows an operation example of pulse cycle measurement mode.



#### 13.3.7 Operation through an Event Link

Using the event link controller (ELC), timer RA can be made to operate in the following ways in relation to events occurring in other modules.

### (1) Starting Counter Operation

The start of counting operations by timer RA can be selected by the ELOPA register of the ELC. When the event specified in ELSR0 occurs, the TSTART bit in the TRACR is set to 1, which starts counting by timer RA. However, if the specified event occurs when the TCSTF flag has already been set to 1, that event is not effective.

#### (2) Counting Events

The counting of events by timer RA can be selected by the ELOPA register of the ELC. When the event specified in ELSR0 occurs, event-counter operation proceeds with that event as the source to drive counting, regardless of the setting in TRAMR. When event-counter operation is to be employed, set the TSTART bit in TRACR to 1 beforehand. When the value of the counter is read, the value read out is the actual number of input events minus three.







Figure 13.4 Operation Example of Pulse Cycle Measurement Mode

RENESAS



### 13.4 Usage Notes

- 1. The prescaler and timer are read out per byte inside the microcomputer even when they are read out in 16-byte unit. Therefore, the timer value can be updated while those two registers are read out.
- 2. The TEDGF and TUNDF bits in TRACR used in pulse width and pulse cycle measurement modes assume the value 0 when 0 is written by a program and do not change if 1 is written. If one flag is set to 0 by a program, use the MOV instruction to write 1 to the other flag. In this manner, unintended flag changes can be prevented.
- 3. When a transition is made to pulse width or pulse cycle measurement mode from another mode, the TEDGF and TUNDF bits are undefined. Timer RA counting should be started by writing 0 to the TEDGF and TUNDF bits.
- 4. In some cases, the TEDGF bit becomes 1 on the first timer RA prescaler underflow signal that is generated after the start of counting.
- 5. When using the pulse cycle measurement mode, set the TEDGF bit to 0 by allowing a length of time 2 cycles or greater of the timer RA prescaler after the counting process is started.
- 6. After 1 is written to the TSTART bit when counting is stopped, the TCSTF bit remains 0 for the number of cycle of count source. Registers associated with the timer RA except the TRACR for reading should not be accessed until the TCSTF bit becomes 1. Counting starts from a valid edge of the first count source after the TCSTF bit becomes 1.

After 0 is written to the TSTART bit when counting is in progress, the TCSTF bit remains 1 for the number of cycle of count source. Registers associated with the timer RA except the TRACR for reading should not be accessed until the TCSTF bit becomes 0. Counting stops when the TCSTF bit becomes 0.

- 7. When writing successively to TRAPRE during counting (TCSTF=1), allow a minimum write interval of 4 cycles of count source.
- 8. When writing successively to TRATR during counting (TCSTF=1), allow a minimum write interval of 4 cycles of count source underflow.



# Section 14 Timer RB

The timer RB is an 8-bit reload timer with an 8-bit prescaler. The prescaler and the timer are each comprised of a reload register and a counter. The timer RB has two reload registers: timer RB primary register and timer RB secondary register.

### 14.1 Overview

• Four operating modes

Timer mode: Counts either internal count sources or timer RA underflows. Programmable waveform generation mode: Outputs any pulse widths continuously. Programmable one-shot generation mode: Outputs one-shot pulses. Programmable wait one-shot generation mode: Outputs delayed one-shot pulses.

- Selection of eight count sources
   φ, φ/2, φ/4, φ/8, φ/32, φ/64, φ/128, or an underflow of timer RA
- An interrupt generated on an underflow of the timer RB counter




Figure 14.1 Block Diagram of Timer RB

RENESAS

Table 14.1 shows the timer RB input/output pins.

| Name | I/O    | Function   |
|------|--------|--|
| TRGB | Input  | External trigger input                           |
| TRBO | Output | Successive pulse output or one-shot pulse output |

#### Table 14.1Pin Configuration

### **14.2** Register Descriptions

The timer RB has the following registers:

- Timer RB control register (TRBCR)
- Timer RB one-shot control register (TRBOCR)
- Timer RB I/O control register (TRBIOC)
- Timer RB mode register (TRBMR)
- Timer RB interrupt request status register (TRBIR)
- Timer RB prescaler register (TRBPRE)
- Timer RB secondary register (TRBSC)
- Timer RB primary register (TRBPR)

#### 14.2.1 Timer RB Control Register (TRBCR)

| Ac         | ldress: H'l             | FFFFA0 |              |      |  |                |  |             |        |  |  |
|------------|-------------------------|--------|--------------|------|--|----------------|--|-------------|--------|--|--|
|            | Bit:                    | b7     | b6           | b5   | b4   | b3             | b2   | b1          | b0     |  |  |
|            |                         | _      | _            | _    | _  | _              | TSTOP                                      | TCSTF       | TSTART |  |  |
| Value afte | r reset:                | 0      | 0            | 0    | 0  | 0              | 0  | 0           | 0      |  |  |
| Bit        | Sym                     | bol E  | Bit Name     |      | Description  |                |  |             | R/W    |  |  |
| 7 to 3     | —                       | F      | Reserved     |      | These bits are read as 0. The write value should be 0. |                |  |             |        |  |  |
| 2          | TSTOP Count forced stop |        |              | stop | 0: Timer RB c  | ounting is     | continued.                                 |             | R/W    |  |  |
|            |                         |        |              |      | 1: Timer RB c  | ounting is     | forcedly sto                               | pped.       |        |  |  |
| 1          | TCS                     | TF (   | Count status | flag | 0: Timer RB counting is stopped.                       |                |  |             |        |  |  |
|            |                         |        |              |      | 1: Timer RB o  | ounting is i   | in progress                                |             |        |  |  |
|            |                         |        |              |      | [Setting condi   | tions]         |  |             |        |  |  |
|            |                         |        |              |      | <ul> <li>When 1 is started.</li> </ul>                 | written to     | TSTART ar                                  | nd counting | g is   |  |  |
|            |                         |        |              |      | link contro<br>RB, the sp                              | oller is seled | after ELOF<br>cted countil<br>ent is occur | ng by timer |        |  |  |
|            |                         |        |              |      | [Clearing con  | ditions]       |  |             |        |  |  |
|            |                         |        |              |      | <ul> <li>When 0 is stopped.</li> </ul>                 | written to     | TSTART ar                                  | nd counting | g is   |  |  |
|            |                         |        |              |      | <ul> <li>When 1 is<br/>stopped.</li> </ul>             | written to     | TSTOP and                                  | d counting  | is     |  |  |
| 0          | TST                     | ART (  | Count start  |      | 0: Timer RB c  | ounting is     | stopped.                                   |             | R/W    |  |  |
|            |                         |        |              |      | 1: Timer RB c  | ounting is     | started.                                   |             |        |  |  |

Notes: 1. A MOV instruction should be used to write to this register.

 The timer RB registers should not be accessed until the TCSTF bit changes after the TSTART bit is set, apart from TRBCR which can be read at any time during timer operation.

• TSTOP bit (count forced stop)

Setting this bit to 1 stops counting forcibly. At this time, the counter of the timer RB prescaler and the timer RB counter are initialized. Also, bits TSTART and TCSTF in TRBCR, bits TOSSTF, TOSSP, TOSST in TRBOCR, and TRBO outputs are initialized. The reload register of the prescaler and the timer RB counter are hold. This bit is always read as 0.



#### 14.2.2 Timer RB One-Shot Control Register (TRBOCR)

| Ac         | ddress: H'l     | FFFFA1           |                  |              |                                     |               |              |                            |            |       |
|------------|-----------------|------------------|------------------|--------------|-------------------------------------|---------------|--------------|----------------------------|------------|-------|
|            | Bit:            | b7               |                  | b6           | b5                                  | b4            | b3           | b2                         | b1         | b0    |
|            |                 | _                |                  | —            | _                                   | _             | —            | TOSSTF                     | TOSSP      | TOSST |
| Value afte | er reset:       | 0                |                  | 0            | 0                                   | 0             | 0            | 0                          | 0          | 0     |
| Bit        | Symb            | ool              | Bit Na           | me           | Descri                              | otion         |              |                            |            | R/W   |
| 7 to 3     | - Reserved      |                  | These b          | oits are rea | d as 0. The                         | e write valu  | e should b   | э О. —                     |            |       |
| 2          | TOSSTF One-shot |                  | 0: Time          | r RB one-s   | hot functio                         | n has been    | stopped.     | R                          |            |       |
|            | status flag     |                  | 1: Time<br>time) |              | hot functio                         | n is active   | (including v | vait                       |            |       |
|            |                 |                  |                  |              | [Setting                            | conditions    | ]            |                            |            |       |
|            |                 |                  |                  |              | • Whe                               | en 1 is writt | en to the T  | OSST bit.                  |            |       |
|            |                 |                  |                  |              | • Whe                               | en trigger ir | puts to the  | e TRGB pin                 | are enable | əd.   |
|            |                 |                  |                  |              | [Clearin                            | ig condition  | s]           |                            |            |       |
|            |                 |                  |                  |              | When 1 is written to the TOSSP bit. |               |              |                            |            |       |
|            |                 |                  |                  |              | • Whe                               | en 0 is writt | en to the T  | START bit                  | in TRBCR   |       |
|            |                 |                  |                  |              | • Whe                               | en 1 is writt | en to the T  | STOP bit i                 | n TRBCR.   |       |
|            |                 |                  |                  |              | [In prog                            | rammable      | one-shot g   | eneration r                | node]      |       |
|            |                 |                  |                  |              | Whe                                 | en the time   | r counter r  | eaches H'0                 | 0 and the  |       |
|            |                 |                  |                  |              | relo                                | ading is pe   | rformed.     |                            |            |       |
|            |                 |                  |                  |              | [In prog                            | rammable      | wait on-sh   | ot generatio               | on mode]   |       |
|            |                 |                  |                  |              |                                     |               |              | hes H'00 d<br>reloading is |            | I.    |
| 1          | TOSS            | SP*1             | One-s            | hot stop     | 0: Time                             | r RB count    | ing is not s | stopped.                   |            | R/W   |
|            |                 |                  |                  |              | 1: Time                             | r RB count    | ing is stop  | ped.                       |            |       |
| 0          | TOSS            | ST* <sup>2</sup> | One-s            | hot star     | t 0: Time                           | r RB count    | ing is stop  | ped.                       |            | R/W   |
|            |                 |                  |                  |              | 1: Time                             | r RB count    | ing is start | ed.                        |            |       |
| Note:      | 1. The          | TOS              | SP bit s         | should b     | e modifie                           | d to 1 wher   | the TOS      | STF bit is 1               |            |       |
|            | 2 The           | TOSS             | ST bit s         | hould h      | e modifie                           | d to 1 wher   | the TOSS     | STF bit is 1               |            |       |

2. The TOSST bit should be modified to 1 when the TOSSTF bit is 1.

RENESAS

- TOSSP bit (one-shot stop) Writing 1 to this bit stops the timer counting. This bit is always read as 0
- TOSST bit (one-shot start)

In programmable one-shot generation mode or programmable wait one-shot generation mode, writing 1 to this bit starts the timer counting and one-shot pulse output in synchronization with the count source. This bit is always read as 0.

#### 14.2.3 Timer RB I/O Control Register (TRBIOC)

|       | Address: H'FFFFA2   |    |                             |     |  |                          |            |              |             |             |  |  |  |  |
|-------|---------------------|----|-----------------------------|-----|--|--------------------------|------------|--------------|-------------|-------------|--|--|--|--|
|       | Bit:                | b7 | b6                          | b   | 5  | b4                       | b3         | b2           | b1          | b0          |  |  |  |  |
|       |                     | _  | _                           |     | TIPF   | [1:0]                    | INOSEG     | INOSTG       | TOCNT       | TOPL        |  |  |  |  |
| Value | ue after reset: 0 0 |    | C                           | )   | 0  | 0                        | 0          | 0            | 0           |             |  |  |  |  |
| Bit   | Bit Symbol Bit Name |    |                             |     | Desc   | cription                 |            |              |             | R/W         |  |  |  |  |
| 7, 6  | B — Reserved        |    |                             |     | Thes<br>be 0.  |                          | read as 0. | The write v  | alue should | ue should — |  |  |  |  |
| 5, 4  | 5, 4 TIPF[1:0]      |    | TRGB input filter           |     | 00: N  | lo filter op             | eration    |              |             | R/W         |  |  |  |  |
|       |                     |    | select                      |     | 01: Filtered (Sampled at $\phi$ )                              |                          |            |              |             |             |  |  |  |  |
|       |                     |    |                             |     | 10: Filtered (Sampled at $\phi/8$ )                            |                          |            |              |             |             |  |  |  |  |
|       |                     |    |                             |     | 11: Filtered (Sampled at \phi/32)                              |                          |            |              |             |             |  |  |  |  |
|       |                     |    |                             |     |  | e bits sho<br>e output m |            | o B'00 for t | imer mode o | or          |  |  |  |  |
| 3     | INOS                |    | One-shot trig               |     | 0: Triggered at a falling edge.                                |                          |            |              |             |             |  |  |  |  |
|       |                     | r  | polarity select             |     | 1: Triggered at a rising edge.                                 |                          |            |              |             |             |  |  |  |  |
| 2     | INOS                | -  | One-shot trigg<br>control   | ger | 0: The one-shot trigger function for the TRGB pin is disabled. |                          |            |              |             | n R/W       |  |  |  |  |
|       |                     |    |                             |     | 1: The one-shot trigger function for TRGB pin is<br>enabled.   |                          |            |              |             |             |  |  |  |  |
| 1     | TOCN                |    | T Timer RB output<br>switch |     | 0: Waveform is output from timer RB.                           |                          |            |              |             |             |  |  |  |  |
|       |                     | 5  |                             |     | 1: Waveform output is disabled.                                |                          |            |              |             |             |  |  |  |  |
| _     |                     |    |                             |     |  |                          |            |              |             |             |  |  |  |  |



| Bit | Symbol | Bit Name  | Description  | R/W |  |  |  |
|-----|--------|---|--|-----|--|--|--|
| 0   | TOPL   | Timer RB output   | Programmable Waveform Generation Mode  | R/W |  |  |  |
|     |        | level select  | 0: A high-level signal is output in primary period, a low-level signal in secondary period and a low-level signal when the timer stops.                            | l   |  |  |  |
|     |        |   | <ol> <li>A low-level signal is output in primary period, a<br/>high-level signal in secondary period, and a<br/>high-level signal when the timer stops.</li> </ol> |     |  |  |  |
|     |        |   | Programmable one-shot generation mode  |     |  |  |  |
|     |        |   | <ol> <li>A high-level signal is output for one-shot pulse<br/>output and a low-level signal when the timer<br/>stops.</li> </ol>                                   |     |  |  |  |
|     |        |   | <ol> <li>A low-level signal is output for one-shot pulse<br/>output and a high-level signal when the timer<br/>stops.</li> </ol>                                   |     |  |  |  |
|     |        |   | Programmable wait one-shot generation mode   |     |  |  |  |
|     |        | output and a low-level signal durir<br>or the time when the timer stops.<br>1: A low-level signal is output for on<br>output and a high-level signal duri | 0: A high-level signal is output for one-shot pulse<br>output and a low-level signal during the wait time<br>or the time when the timer stops.                     |     |  |  |  |
|     |        |   | <ol> <li>A low-level signal is output for one-shot pulse<br/>output and a high-level signal during the wait<br/>time or the time when the timer stops.</li> </ol>  |     |  |  |  |
|     |        |   | This bit should be 0 in timer mode.  |     |  |  |  |

• INOSEG bit (one-shot trigger polarity select)

Selects an edge for the one-shot trigger signal input from the TRGB pin in programmable oneshot generation mode or programmable wait one-shot generation mode. This bit should be 0 in timer mode or programmable waveform generation mode.

• INOSTG bit (one-shot trigger control)

Enables or disables one-shot trigger signal input from the TRGB pin. This bit should be 0 in timer mode or programmable waveform generation mode.

• TOCNT bit (timer RB output switch)

For TRBO output state or output change conditions in each mode, see section 14.3.6, TOCNT Settings and Pin State Update Conditions.

• TOPL bit (timer RB output level select) This bit should be 0 in timer mode.

#### 14.2.4 Timer RB Mode Register (TRBMR)

| A                          | ddress: H                                   | H'FFFFA3             |                |   |                |               |             |                |      |  |
|----------------------------|---|----------------------|----------------|---|----------------|---------------|-------------|----------------|------|--|
|                            | Bit:  | b7                   | b6             | b5  | b4             | b3            | b2          | b1             | b0   |  |
|                            | [   | TCKCU                | т              | TCK[2:0]                                  |                | TWRC          | —           | TMOD[1:        | 0]   |  |
| Value aft                  | er reset:                                   | 0                    | 0              | 0   | 0              | 0             | 0           | 0              | 0    |  |
| Bit                        | Symb  | ool                  | Bit Name       | Descri                                    | ption          |               |             |                | R/W  |  |
| 7                          | TCKCUT* <sup>1</sup> Count source<br>cutoff |                      |                | ce 0: Timer RB clock source is supplied.  |                |               |             |                |      |  |
|                            |   |                      | 1: Time        | er RB clock                               | source is      | cut off.      |             |                |      |  |
| 6 to 4                     | o 4 TCK[2:0]*1 Count sour<br>select         |                      | Count source   | 000:                                      |                |               |             |                | R/W  |  |
|                            |   |                      | select         | 001: φ/                                   | 001: φ/8       |               |             |                |      |  |
| 010: Underflow of timer RA |   |                      |                |   |                |               |             |                |      |  |
|                            |   |                      |                | 011: φ/2                                  |                |               |             |                |      |  |
|                            |   |                      |                | 100: ¢4                                   | 1              |               |             |                |      |  |
|                            |   |                      |                | 101: ¢/                                   | 32             |               |             |                |      |  |
|                            |   |                      |                | 110: φ/64                                 |                |               |             |                |      |  |
|                            |   |                      |                | 111: φ/128                                |                |               |             |                |      |  |
| 3                          | TWR   | 0                    | Write control  | 0: Both                                   | the reload     | l register a  | nd counter  | are written to |      |  |
|                            |   |                      |                | 1: Only                                   | the reload     | l register is | written to. |                |      |  |
| 2                          | _   |                      | Reserved       | This bi                                   | t is read as   | 0. The wri    | te value sh | ould be 0.     |      |  |
| 1, 0                       | TMO   | D[1:0]* <sup>2</sup> | Operating      | 00: Tin                                   | 00: Timer mode |               |             |                |      |  |
|                            |   |                      | mode select    | 01: Programmable waveform generation mode |                |               |             |                |      |  |
|                            |   |                      |                | 10: Pro                                   | grammabl       | e one-shot    | generatior  | mode           |      |  |
|                            |   |                      |                | 11: Pro                                   | grammabl       | e wait one-   | shot gener  | ation mode     |      |  |
| Notes:                     | 1 Δ   | count s              | ource should n | ot he swit                                | ched or cu     | t off during  | counting.   | The count sou  | Irce |  |

Notes: 1. A count source should not be switched or cut off during counting. The count source should be switched or cut off when both the TSTART and TCSTF bits in TRBCR are 0 (when the timer counting is stopped).

- 2. An operating mode should be selected when the counting is stopped (when both the TSTART and TCSTF bits in TRBCR are 0).
- TWRC bit (write control)


Controls the timing when the counter reflects the value of the reload register. This bit should be 1 except in timer mode.



#### 14.2.5 Timer RB Interrupt Enable Status Register (TRBIR)

| 1        | Address:   | H'FFF | FA7   |             |  |  |             |                           |                         |     |  |  |
|----------|------------|-------|-------|-------------|--|--|-------------|---------------------------|-------------------------|-----|--|--|
|          | Bit:       | I     | b7    | b6          | b5   | b4   | b3          | b2                        | b1                      | b0  |  |  |
|          |            | TF    | RBIE  | TRBIF       | —  | _  | —           | -                         | —                       | _   |  |  |
| Value af | ter reset: |       | 0     | 0           | 0  | 0  | 0           | 0                         | 0                       | 0   |  |  |
| Bit      | Sym        | bol   | Bit N | Name        | Des  | cription                                     |             |                           |                         | R/W |  |  |
| 7        | TRB        | IE    | Inter | rupt enable | e 0: T                                     | 0: Timer RB interrupt requests are disabled. |             |                           |                         |     |  |  |
|          |            |       |       |             | 1: T                                       | imer RB in                                   | terrupt req | uests are e               | nabled.                 |     |  |  |
| 6        | TRB        | IF    | Inter | rupt reque  | st flag [Set                               | ting conditi                                 | ons]        |                           |                         | R/W |  |  |
|          |            |       |       |             | Tim  | er mode                                      |             |                           |                         |     |  |  |
|          |            |       |       |             | •  | When the t                                   | imer RA u   | nderflows.                |                         |     |  |  |
|          |            |       |       |             |  | Programma                                    | able wavef  | orm genera                | ation mode              |     |  |  |
|          |            |       |       |             | A half cycle of the count source after the |  |             |                           |                         |     |  |  |
|          |            |       |       |             |  | counter underflow in the secondary period    |             |                           |                         |     |  |  |
|          |            |       |       |             |  | -  |             | hot generat               |                         |     |  |  |
|          |            |       |       |             |  | A half cycle<br>counter und                  |             | unt source                | after the               |     |  |  |
|          |            |       |       |             | Pro  | grammable                                    | wait one-   | shot genera               | ation mode              |     |  |  |
|          |            |       |       |             |  |  |             | unter sourc<br>he second  |                         |     |  |  |
|          |            |       |       |             |  | aring cond                                   |             |                           | ary ponou               |     |  |  |
|          |            |       |       |             | •  | •  | -           | the bit and               | then 0 is               |     |  |  |
|          |            |       |       |             | i  |  |             | vated by a<br>EL bit in M | TRBAIF<br>RB of the DTC | ;   |  |  |
| 5 to 0   | —          |       | Rese  | erved       | The<br>be (                                |  | read as 0.  | The write                 | value should            | —   |  |  |

#### 14.2.6 Timer RB Prescaler Register (TRBPRE)




TRBPRE is a reload register for the timer RB prescaler. The timer RB prescaler consists of a reload register and an 8-bit counter.

If a down-count is performed using the count source selected on TRBMR and an underflow occurs, the value of the reload register is loaded to the counter. The underflow becomes a count source for TRBTR.

TRBPRE and the counter are assigned to the same address. On write, a value is written to the reload register, and on read, a counter value is read. During a write to TRBPRE, the load timing from the reload register to the counter differs between counting in progress and counting stopped by the setting of the TWRC bit in TRBMR. For details, see descriptions of each operating mode.

The initial values of TRBPRE and the counter are H'FF.

#### 14.2.7 Timer RB Secondary Register (TRBSC)




TRBSC is an 8-bit write-only register that sets the secondary period for the timer RB counter. This register is used only in programmable waveform generation mode and programmable wait one-shot generation mode. This register is not used in timer mode or programmable one-shot generation mode.

When TRBSC is written to in any operating mode where TRBSC is used, both the TRBSC and TRBPR should be written to in this order. Even if only TRBSC is to be modified, TRBPR should also be set to the previous value. The initial value is H'FF.



#### 14.2.8 Timer RB Primary Register (TRBPR)



TRBPR is an 8-bit reload register that sets the cycle or primary period for the timer RB counter. The timer RB counter consists of two registers, primary and secondary registers, and a counter. The primary register and counter are assigned to the same address. On write to TRBPR, a value is written to the reload register, and on read from TRBPR, a counter value is read.

During a write to TRBPR the load timing from the reload register to the counter differs between counting in progress and counting stopped. For details, see descriptions of each operating mode.

The initial values of TRBPR and the counter are H'FF.

## 14.3 Operation

#### 14.3.1 Timer Mode

The internal clock pulses or timer RA underflows are counted as a count source in timer mode. When an underflow occurs on the timer RB counter, the value of TRBPR is reloaded and counting is continued. TRBOCR and TRBSC are not used in timer mode. A count source is selected with the TCK[2:0] bits in TRBMR.

#### (1) Starting and Stopping Operation

Writing the value 1 to the TSTART bit in TRBCR starts counting; writing the value 0 to the TSTART bit stops the counting.

#### (2) Forced Termination of Operation

Writing 1 to the TSTOP bit in TRBCR stops the counting forcedly. When the counting is forcedly stopped, the timer RB counter, the prescaler counter, and any associated flags are initialized.

#### (3) Interrupt Request

An interrupt request is generated on the underflow of the timer RB counter.

#### (4) Reading and Writing Count Value

Reading TRBPRE and TRBTR reads count values from each register.

If a write is performed to TRBPRE or TRBTR when the counting is stopped, a specified value is written to both the reload register and the counter.

If a write is performed to TRBPRE during counting when TWRC in TRBMR is 0, first a set value is written to the reload register, and the set value is then transferred to the prescaler counter in synchronization with the count source. If a write is performed to TRBPR, a set value is written to the reload register in synchronization with the underflow of the prescaler after four cycles of the count source of the prescaler, and the set value is transferred to the timer counter in synchronization with the next underflow of the prescaler.

For this reason, if a write is performed to TRBPRE or TRBPR during counting when TWRC is 1, the value is written only to the reload register. Loading to the counter is performed in synchronization with the underflow of the prescaler or timer counter.



#### 14.3.2 Programmable Waveform Generation Mode

This mode alternately reloads and counts values of TRBPR and TRBSC, and produces toggle output from the TRBO pin each time the counter underflows. At the start of counting, this mode counts beginning with the value assigned to TRBPR. TRBOCR is not used when programmable waveform generation mode is used.

#### (1) Starting and Stopping Operation

Writing the value 1 to the TSTART bit in TRBCR starts counting; writing the value 0 to the TSTART bit stops the counting.

#### (2) Forced Termination of Operation

Writing 1 to the TSTOP bit in TRBCR stops the counting forcedly. When the counting is forcedly stopped, the timer RB counter, the prescaler counter, and any associated flags are initialized.

#### (3) Interrupt Request

An interrupt request is generated on the underflow of the timer RB counter during the secondary period counting.

#### (4) Reading and Writing Count Value

Reading TRBPRE and TRBTR reads count values from each register.

If a write is performed to TRBPRE, TRBPR, or TRBSC when counting is stopped, set values are written to both the reload register and the counter.

If a write is performed to TRBPRE, TRBPR, or TRBSC when counting is in progress, data is written only to the respective reload registers. The output of a waveform reflects a set value beginning with the next primary period after data is written to TRBPR.

However, if writing to TRBSC or TRBPR proceeds when the value of the counter is H'00, updating of the waveform will be suspended for one cycle.






Figure 14.2 shows an operation example of the timer RB in programmable waveform generation mode.

Figure 14.2 Operation in Programmable Waveform Generation Mode



#### 14.3.3 Programmable One-Shot Generation Mode

This mode outputs one-shot pulses from the TRBO pin, based on either program or external trigger input. When a trigger is generated, beginning with that point in time the timer operates only once for any length of time specified in TRBPR. TRBSC is not used in this mode. In this mode, TRBPRE or TRBPR should not be set to H'00.

#### (1) Starting and Stopping Operation

The counting is started when 1 is written to the TOSST bit in TRBOCR or a valid trigger signal is input to the TRGB pin after the TSTART bit in TRBCR is set to 1 and the TCSTF flag is set to 1. For a trigger input, the pulse must be longer than one cycle of the clock source for counting.

The counting is stopped when reloading is performed with an underflow of the counter, when 1 is written to the TOSSP bit in TRBOCR, or when 0 is written to the TSTART bit in TRBCR.

#### (2) Forced Termination of Operation

Writing 1 to the TSTOP bit in TRBCR stops the counting forcedly. When the counting is forcedly stopped, the timer RB counter, the prescaler counter, and any associated flags are initialized.

#### (3) Interrupt Request

An interrupt request is generated on the underflow of the timer RB counter.

#### (4) Reading and Writing Count Value

Reading TRBPRE and TRBTR reads count values from each register.

If a write is performed to TRBPRE or TRBPR when counting is stopped, set values are written to both the reload register and the counter.

If a write is performed to TRBPRE or TRBPR during counting, data is written only to the respective reload registers. The value written to TRBPRE takes effect in synchronization with the underflow of the prescaler. The value written to TRBPR takes effect during the next one-shot pulse.

Figure 14.3 shows an operation example of the timer RB in programmable one-shot generation mode.






Figure 14.3 Operation in Programmable One-Shot Generation Mode



#### 14.3.4 Programmable Wait One-Shot Generation Mode

This mode outputs one-shot pulses from the TRBO pin after a fixed amount of time based on either program or external trigger input. When a trigger is generated, beginning with that point in time, pulses are output only once for any length of time set in TRBSC, after any length of time set in TRBPR.

#### (1) Starting and Stopping Operation

The counting is started when 1 is written to the TOSST bit in TRBOCR or a valid trigger signal is input to the TRGB pin after the TSTART bit in TRBCR is set to 1 and the TCSTF flag is set to 1. For a trigger input, the pulse must be longer than one cycle of the clock source for counting.

The counting is stopped when reloading is performed with an underflow of the timer RB counter during the secondary period counting, when 1 is written to the TOSSP bit in TRBOCR, or when 0 is written to the TSTART bit in TRBMR.

#### (2) Forced Termination of Operation

Writing 1 to the TSTOP bit in TRBCR stops the counting forcedly. When the counting is forcedly stopped, the timer RB counter, the prescaler counter, and any associated flags are initialized.

#### (3) Interrupt Request

An interrupt request is generated on the underflow of the timer RB counter during the secondary period counting.

#### (4) Reading and Writing Count Value


Reading TRBPRE and TRBTR reads count values from each register.

If a write is performed to TRBPRE, TRBPR, or TRBSC when counting is stopped, set values are written to both the reload register and the counter.

If a write is performed to TRBPRE, TRBPR, or TRBSC during counting, data is written only to the respective reload registers. The value written to TRBPRE takes effect in synchronization with the underflow of the prescaler. The value written to TRBPR takes effect during the next one-shot pulse.

After writing to TRBSC and TRBPR when TCSTF = 1 or TOSSTF = 0, if a write is successively performed to TRBSC and then to TRBPR, allow an interval of 5 cycles of the clock source for counting before writing 1 to the TOSST bit.

In this mode, TRBPRE or TRBPR should not be set to H'00.






Figure 14.4 Operation in Programmable Wait One-Shot Generation Mode



### 14.3.5 Timing at Which Values Take Effect in Prescaler or Counter Depending on TWRC Bit

Depending on the value assigned to the TWRC bit in TRBMR, the timing at which the value written to TRBPRE, TRBPR, or TRBSC during timer operation takes effect in the counter can vary.

If TWRC is set to 1 and value is written only to the register, the counter value is updated between cycles, thus preventing the occurrence of fractional cycles. In modes other than the timer mode, TWRC should be set to 1.


Figure 14.5 shows operation examples on the prescaler and the counter when the value of TWRC is 0 and 1.

If TCSTF is 1, even when TWRC is cleared to 0, any transfer to the prescaler or the counter is performed in synchronization with the count source; therefore, the counter value is not updated immediately after the execution of a write instruction.



| (1) TWRC=0                            |  |
|---------------------------------------|--|
|                                       | Write H'01 to TRBPRE and<br>H'25 to TRBPR by program.  |
| Count source                          | After a writing, data are written to the reload register<br>after 4 cycles of the source for counting have elapsed.  |
| Reload register of timer RB prescaler | Previous value V New value (H'01) Reloaded at Reloaded on Reloaded on V  |
| Counter of timer RB prescaler         |  |
| Underflow of timer RB prescaler       | Reload register is written to<br>at the first underflow after a write.   |
| TRBPR                                 | Previous value X New value (H'25)  |
| Counter of timer RB                   | H'03 H'25 H'24   |
| (2) TWRC=1                            | Write H'01 to TRBPRE and<br>H'25 to TRBPR by program.  |
| Count source                          | After a writing, data are written to the reload register<br>after 4 cycles of the source for counting have elapsed.  |
| Reload register of timer RB prescaler | Previous value New value (H'01) Reloaded at the second Reloaded on count source                                      |
| Counter of timer RB prescaler -       | H'06X H'05X H'04 X H'03 X H'02 X H'01 X H'00 X H'01 X H'00 X H'01 X H'00 X H'01 X H'00 X H'01 X H'00 X H'01 X H'00 X |
| Underflow of timer RB prescaler       | Reload register is written to<br>at the first underflow after a write.   |
| TRBPR                                 | Previous value X New value (H'25)  |
|                                       | Reloaded at<br>underflow<br>of prescaler   |
| Counter of timer RB                   | H'03 X H'02 X H'01 X H'00 X H'25 X   |

Figure 14.5 TWRC Settings and Operation of Prescaler and Counter



REJ09B0465-0100

#### 14.3.6 TOCNT Settings and Pin State Update Conditions

Depending on the TOCNT bit in TRBIOC and the corresponding bit in PMR, the user can select whether the pin is used as a general I/O port or as a specific timer waveform output. In the case of timer mode, however, the pin operates as a general I/O port, irrespective of TOCNT bit settings.

When the TOCNT bit is rewritten, the pin state is not updated immediately; the change takes effect when either of the following conditions occurs:

Pin state update conditions:

- When the TSTART bit in TRBCR is changed from 0 to 1
- When TRBPR is reloaded to the counter

#### 14.3.7 Operation through an Event Link

Using the event link controller (ELC), timer RB can be made to operate in the following ways in relation to events occurring in other modules.

#### (1) Starting Counter Operation

The start of counting operations by timer RB can be selected by the ELOPA register of the ELC. When the event specified in ELSR1 occurs, the TSTART bit in the TRBCR is set to 1, which starts counting by timer RB. However, if the specified event occurs when the TCSTF flag has already been set to 1, that event is not effective.

#### (2) Counting Events

The counting of events by timer RB can be selected by the ELOPA register of the ELC. When the event specified in ELSR1 occurs, event counter operation proceeds with that event as the source to drive counting, regardless of the setting in TRBMR. When event-counter operation is to be employed, set the TSTART bit in TRBCR to 1 beforehand. When the value of the counter is read, the value read out is the actual number of input events minus three.

### 14.4 Interrupt Request

This module provides a timer RB interrupt enable bit (the TRBIE bit in TRBIR) and a timer RB interrupt request flag (the TRBIF bit in TRBIR). An interrupt request is issued to the CPU when the TRBIE bit is set to 1 while the TRBIF bit is 1, or when the TRBIE bit changes from 0 to 1 while the TRBIF bit is 1. Since the condition under which the TRBIF bit is set varies with operation modes, see the explanation on the TRBIF bit and the description of the various operation modes.



## 14.5 Usage Notes

- 1. In programmable one-shot generation mode and programmable wait one-shot generation mode, if the counting is stopped by clearing the TSTART bit in TRBCR to 0, the timer counter holds a count value, and then stops.
- 2. After 1 is written to the TSTART bit when the counting is stopped, the TCSTF bit remains 0 for the number of cycles of the count source. The timer RB related registers\*, with the exception of the TRBCR for reading should not be accessed until the TCSTF bit is set to 1. After 0 is written to the TSTART bit during counting, the TCSTF bit remains 1 for the number of cycles of the count source. The timer RB related registers\*, with the exception of the TRBCR for reading should not be accessed until the TCSTF bit remains 1 for the number of cycles of the count source. The timer RB related registers\*, with the exception of the TRBCR for reading should not be accessed until the TCSTF bit is cleared to 0.
- Note: Timer RB-related registers refer to registers TRBCR, TRBOCR, TRBIOC, TRBMR, TRBPRE, TRBSC, and TRBPR.
- 3. TRBPRE and TRBPR should not be set to H'00 at the same time.
- 4. When rewriting the bits TRBPRE, TRBPR, and TRBSC at TSTART = 0, set TSTART to 1 after the passage of at least φ2-cycle of the system clock.
- 5. When TSTART = 1 or TCSTF = 1, TRBIOC, or TRBMR should not be rewritten.
- 6. When writing 1 to the TOSST bit, read the TCSTF bit and write by verifying the value 1.
- 7. In programmable waveform generation mode or programmable wait one-shot mode, make sure another write to TRBSC does not occur between writing to TRBPR and reloading to the counter.
- 8. When writing successively to TRBPRE during counting (TCSTF=1), allow a minimum write interval of 4 cycles of count source.
- 9. When writing successively to TRBPR and TRBSC during counting (TCSTF=1), allow a minimum write interval of 4 cycles of count source.
- 10. When 1 is written to the TOSST or TOSSP bit in TRBOCR, the value of the TOSSTF bit changes accordingly after 1 to 2 cycles of the source for counting. If 1 is written to the TOSSP bit during the period between the TOSST bit having been set to 1 and the value of the TOSSTF bit becoming 1, the value of the TOSSTF bit will become 0 in some cases and 1 in others, depending on the internal state. In the same way, if 1 is written to the TOSSTF bit during the period between the TOSSP bit having been set to 1 and the value of the TOSSTF bit during the period between the TOSSP bit having been set to 1 and the value of the TOSSTF bit bit during the period between the TOSSP bit having been set to 1 and the value of the TOSSTF bit becoming 0, whether the value of the TOSSTF bit will become 0 or 1 is not defined.



# Section 15 Timer RC

Timer RC is a 16-bit timer having output compare and input capture functions. Timer RC can count external events and output pulses with a desired duty cycle using the compare match function between the timer counter and four general registers. Thus, it can be applied to various systems.

Note: Timer RC is not supported in H8S/20223 and H8S/20203 groups.

### 15.1 Features

- Selection of seven counter clock sources
   Six internal clocks (φ, φ/2, φ/4, φ/8, φ/32, and φ40) and an external clock (for counting external events)
- Capability to process up to four pulse outputs or four pulse inputs
- Four general registers

Can be used as output compare or input capture registers independently Can be used as buffer registers for the output compare or input capture registers

- Timer inputs and outputs
  - Timer mode

Output compare function (Selection of 0 output, 1 output, or toggle output) Input capture function (Rising edge, falling edge, or both edges can be detected.) Counter clearing function (Counter cycle can be set.)

- PWM mode
  - Generates up to three-phase PWM output.
- PWM2 mode

Generates pulses with a desired period and duty cycle.

- Any initial timer output value can be set
- Five interrupt sources

Four compare match/input capture interrupts and an overflow interrupt.



Table 15.1 summarizes the timer RC functions, and figure 15.1 shows a block diagram of timer RC.

|  |                  | Input/Output Pins  |   |                                   |   |   |  |
|--|------------------|--|---|-----------------------------------|---|---|--|
| ltem   |                  | Counter  | FTIOA                                     | FTIOB                             | FTIOC   | FTIOD   |  |
| Count clock  |                  | Internal clocks: φ, φ/2, φ/4, φ/8, φ/32, and φ40<br>External clock: FTCI |   |                                   |   |   |  |
| General registers<br>(output compare/input<br>capture registers) |                  | Period<br>specified in<br>GRA  | GRA                                       | GRB                               | GRC (buffer<br>register for<br>GRA in<br>buffer mode) | GRD (buffer<br>register for<br>GRB in<br>buffer mode) |  |
| Counter clearing function  |                  | GRA input<br>capture/<br>compare<br>match                                | GRA input<br>capture/<br>compare<br>match | _                                 | _   | _   |  |
|  |                  | TGRC input   | i —                                       | _                                 | _   | _   |  |
| Initial output value setting function                            |                  | _  | Yes Yes Yes                               |                                   | Yes   | Yes   |  |
| Buffer function  |                  | — Yes  |   | Yes —                             |   | _   |  |
| Compare  | 0 output         | _  | Yes                                       | Yes                               | Yes   | Yes   |  |
| match output   | 1 output         | _  | Yes                                       | Yes                               | Yes   | Yes   |  |
|  | Toggle<br>output | _  | Yes                                       | Yes                               | Yes   | Yes   |  |
| Input capture fu   | nction           | _  | Yes                                       | Yes                               | Yes   | Yes   |  |
| PWM mode   |                  | _  | _   | Yes                               | Yes   | Yes   |  |
| PWM2 mode  |                  | _  |   | Yes                               |   |   |  |
| Interrupt source   | es               | Overflow   | Compare<br>match/input<br>capture         | Compare<br>match/input<br>capture | Compare<br>match/input<br>capture                     | Compare<br>match/input<br>capture                     |  |

#### Table 15.1 Timer RC Functions




Figure 15.1 Timer RC Block Diagram

Table 15.2 summarizes the timer RC pins.

#### Table 15.2Pin Configuration

| Pin Name   | Input/<br>Output | Function  |
|------------|------------------|---|
| FTCI       | Input            | External clock input pin  |
| FTIOA/TRGC | I/O              | Output pin for GRA output compare/input pin for GRA input capture/<br>external trigger input pin (TRGC) |
| FTIOB      | I/O              | Output pin for GRB output compare/input pin for GRB input capture/<br>PWM output pin in PWM mode        |
| FTIOC      | I/O              | Output pin for GRC output compare/input pin for GRC input capture/<br>PWM output pin in PWM mode        |
| FTIOD      | I/O              | Output pin for GRD output compare/input pin for GRD input capture/<br>PWM output pin in PWM mode        |
| TRCOI      | Input            | Input pin for timer output disabling signal   |



## **15.2 Register Descriptions**

The timer RC has the following registers.

- Timer RC mode register (TRCMR)
- Timer RC control register 1 (TRCCR1)
- Timer RC control register 2 (TRCCR2)
- Timer RC interrupt enable register (TRCIER)
- Timer RC status register (TRCSR)
- Timer RC I/O control register 0 (TRCIOR0)
- Timer RC I/O control register 1 (TRCIOR1)
- Timer RC output enable register (TRCOER)
- Timer RC digital filtering function select register (TRCDF)
- Timer RC A/D conversion start trigger control register (TRCADCR)
- Timer RC counter (TRCCNT)
- General register A (GRA)
- General register B (GRB)
- General register C (GRC)
- General register D (GRD)

#### Address: H'FFFF8A Bit<sup>.</sup> b7 b6 b5 b4 b3 b2 b1 b0 BUFEB PWM2 PWMC CTS BUFEA PWMD PWMB 0 1 0 0 1 0 0 0 Value after reset: Bit Symbol Bit Name R/W Description 7 R/W CTS Counter start 0: TRCCNT stops counting. 1: TRCCNT starts counting. [Setting conditions] When 1 is written in CTS When the specified event is occurred after ELOPA of the event link controller is selected counting by timer RC. [Clearing conditions] When 0 is written in CTS In PWM2 mode, when the CSTP bit in TRCCR2 • is set to 1 and a compare match signal is generated. Reserved This bit is read as 1. The write value should be 1. 6 5 BUFEB Buffer 0: GRD functions as an input capture/output R/W operation B compare register 1: GRD functions as the buffer register for GRB 4 BUFEA Buffer 0: GRC functions as an input capture/output R/W operation A compare register 1: GRC functions as the buffer register for GRA 3 PWM<sub>2</sub> PWM2 mode 0: Timer BC functions in PWM2 mode. R/W The following settings are invalid: TRCIOR0, TRCIOR1, and the PWMB, PWMC, and PWMD bits in TRCMR. 1: Timer RC functions in timer mode or PWM mode. The following settings are valid: TRCIOR0, TRCIOR1, and the PWMB, PWMC, and PWMD bits in TRCMR.

### 15.2.1 Timer RC Mode Register (TRCMR)



| Bit | Symbol | Bit Name   | Description                               | R/W |
|-----|--------|------------|---|-----|
| 2   | PWMD   | PWM mode D | Selects the output mode of the FTIOD pin. | R/W |
|     |        |            | 0: Functions in timer mode                |     |
|     |        |            | 1: Functions in PWM mode                  |     |
| 1   | PWMC   | PWM mode C | Selects the output mode of the FTIOC pin. | R/W |
|     |        |            | 0: Functions in timer mode                |     |
|     |        |            | 1: Functions in PWM mode                  |     |
| 0   | PWMB   | PWM mode B | Selects the output mode of the FTIOB pin. | R/W |
|     |        |            | 0: Functions in timer mode                |     |
|     |        |            | 1: Functions in PWM mode                  |     |

#### 15.2.2 Timer RC Control Register 1 (TRCCR1)

| Address:           | H'FFFF8B |    |          |    |     |     |     |     |  |  |
|--------------------|----------|----|----------|----|-----|-----|-----|-----|--|--|
| Bit:               | b7       | b6 | b5       | b4 | b3  | b2  | b1  | b0  |  |  |
|                    | CCLR     |    | CKS[2:0] |    | TOD | тос | TOB | TOA |  |  |
| Value after reset: | 0        | 0  | 0        | 0  | 0   | 0   | 0   | 0   |  |  |

| Bit    | Symbol                 | Bit Name               | Description   | R/W |
|--------|------------------------|------------------------|---|-----|
| 7      | CCLR                   | Counter clear          | 0: TRCCNT functions as a free-running counter.                        | R/W |
|        |                        |                        | 1: The TRCCNT value is cleared by<br>input capture A/compare match A. |     |
| 6 to 4 | CKS[2:0]* <sup>3</sup> | Clock select<br>2 to 0 | Select the source of the clock input to TRCCNT.                       | R/W |
|        |                        |                        | 000: TRCCNT counts the internal clock $\phi.$                         |     |
|        |                        |                        | 001: TRCCNT counts the internal clock $\phi/2$ .                      |     |
|        |                        |                        | 010: TRCCNT counts the internal clock $\phi/4$ .                      |     |
|        |                        |                        | 011: TRCCNT counts the internal clock $\phi/8$ .                      |     |
|        |                        |                        | 100: TRCCNT counts the internal clock $\phi/32$ .                     |     |
|        |                        |                        | 101: TRCCNT counts the rising edge of the<br>external event (FTCI).   |     |
|        |                        |                        | 110: TRCCNT counts the internal clock $\phi 40.*^1$                   |     |
|        |                        |                        | 111: Reserved (setting prohibited)                                    |     |

| Bit | Symbol | Bit Name                          | Description                          | R/W |
|-----|--------|-----------------------------------|--------------------------------------|-----|
| 3   | TOD    | D Timer output<br>level setting D | 0: Output value is 0* <sup>2</sup> . | R/W |
|     |        |                                   | 1: Output value is 1* <sup>2</sup> . |     |
| 2   | TOC    | Timer output                      | 0: Output value is 0* <sup>2</sup> . | R/W |
|     |        | level setting C                   | 1: Output value is 1* <sup>2</sup> . |     |
| 1   | ТОВ    | Timer output                      | 0: Output value is 0* <sup>2</sup> . | R/W |
|     |        | level setting B                   | 1: Output value is 1* <sup>2</sup> . |     |
| 0   | TOA    | Timer output level setting A      | 0: Output value is 0* <sup>2</sup> . | R/W |
|     |        |                                   | 1: Output value is 1* <sup>2</sup> . |     |

Notes: 1. If the internal φ/40 clock is selected, the high-speed on-chip oscillator must be operating. As long as the internal φ40 clock is selected, do not stop the high-speed on-chip oscillator. Restrictions on access to registers are applied when the internal φ/40 clock is selected. For details, see 6 in section 15.5, Usage Notes. 6.

- 2. The change of the setting is immediately reflected in the output value.
- 3. When the counter clock is switched over, the counter should be halted.
- TOD bit (timer output level setting D)

Sets the output value of the FTIOD pin until the first compare match D is generated. In PWM mode, controls the output polarity of the FTIOD pin.

- TOC bit (timer output level setting C) Sets the output value of the FTIOC pin until the first compare match C is generated. In PWM mode, controls the output polarity of the FTIOC pin.
- TOB bit (timer output level setting B) Sets the output value of the FTIOB pin until the first compare match B is generated. In PWM mode, controls the output polarity of the FTIOB pin.
- TOA bit (timer output level setting A) Sets the output value of the FTIOA pin until the first compare match A is generated. In PWM mode, controls the output polarity of the FTIOA pin.



### 15.2.3 Timer RC Control Register 2 (TRCCR2)

|         | Address: H'FFFF90        |        |            |        |       |  |              |             |             |       |      |  |
|---------|--------------------------|--------|------------|--------|-------|--|--------------|-------------|-------------|-------|------|--|
|         | Bit:                     | b      | 7          | b6     | b5    |  | b4           | b3          | b2          | b1    | b0   |  |
|         |                          |        | TCEG[1:0]  |        | CST   | P  | _            | _           | POLD        | POLC  | POLB |  |
| Value a | Value after reset: 0 0 0 |        |            | 1      | 1     | 0  | 0            | 0           |             |       |      |  |
| Bit     | Bit Symbol Bit Name      |        |            |        | Des   | scription  |              |             |             | R/W   |      |  |
| 7, 6    | TCEG[                    | 1:0]   | TRGC in    | put ed | lge   | 00:  | A trigger ir | nput on TR  | GC is disal | oled. | R/W  |  |
|         |                          | select |            |        |       | 01:  | The rising   | edge is se  | lected.     |       |      |  |
|         |                          |        |            |        |       | 10: The falling edge is selected.                      |              |             |             |       |      |  |
|         |                          |        |            |        |       | 11:  | Both edge    | s are seled | cted.       |       |      |  |
| 5       | CSTP                     |        | Count stop |        |       | 0: 1   | R/W          |             |             |       |      |  |
|         |                          |        |            |        |       | 1: 1   |              |             |             |       |      |  |
| 4, 3    |                          |        | Reserve    | d      |       | These bits are read as 1. The write value should be 1. |              |             |             |       | I —  |  |
| 2       | POLD                     |        | PWM mo     |        | Itput | 0: 1   | R/W          |             |             |       |      |  |
|         |                          |        | level cor  | trol D |       | 1: The TRCIOD output is active high.                   |              |             |             |       |      |  |
| 1       | POLC                     |        | PWM mo     |        | Itput | 0: 7   | The TRCIO    | C output is | active low  |       | R/W  |  |
|         |                          |        | level cor  | trol C |       | 1: The TRCIOC output is active high.                   |              |             |             |       |      |  |
| 0       | POLB                     |        | PWM mo     |        | Itput | 0: The TRCIOB output is active low.                    |              |             |             |       | R/W  |  |
|         |                          |        | level cor  | trol B |       | 1: The TRCIOB output is active high.                   |              |             |             |       |      |  |

• TCEG[1:0] bits (TRGC input edge select)

These bits select the input edge of the TRGC signal. This function is only enabled when the PWM2 bit in TRCMR is set to 0.

• CSTP bit (count stop)

Specifies whether TRCCNT counting up is halted by the compare match A signal. This function is enabled in all operating modes. To resume counting after counting has been stopped on a compare match, set the CTS bit in the timer RC mode register (TRCMR) to 1.

# **15.2.4** Timer RC Interrupt Enable Register (TRCIER)

| dress:   | H'FFFF8C                                |                           |           |  |   |  |   |   |  |  |  |
|--|---|---------------------------|-----------|--|---|--|---|---|--|--|--|
| Bit:   | b7                                      | b6                        | b5        | b4   | b3  | b2   | b1  | b0  |  |  |  |
|  | OVIE                                    | —                         | _         | _  | IMIED   | IMIEC  | IMIEB   | IMIEA   |  |  |  |
| r reset:   | 0                                       | 1                         | 1         | 1  | 0   | 0  | 0   | 0   |  |  |  |
| Syn  | nbol                                    | Bit Name                  | Descri    | ption  |   |  |   | R/W   |  |  |  |
| OVI  | E                                       | interrupt                 | -         |  |   | sted by the  | OVF flag ir   | ו R/W   |  |  |  |
|  |   | enable                    |           |  |   | sted by the  | OVF flag ir   | ו   |  |  |  |
| <ul> <li>Reserved These bits are read as 1. The write value should be —</li> <li>1.</li> </ul> |   |                           |           |  |   | e —  |   |   |  |  |  |
| IMIE   | ED                                      | compare                   | TRC       | • •  | · ·   | sted by the  | IMFD flag i   | n R/W   |  |  |  |
|  |   | match interru<br>enable D | · . AIT   |  |   | sted by the  | IMFD flag i   | n   |  |  |  |
| IMIE   | EC                                      | compare                   | TRC       | 0: An interrupt (IMIC) requested by the IMFC flag in R/W TRCSR is disabled.  |   |  |   |   |  |  |  |
|  |   | match interru<br>enable C | · I. AILI | 1: An interrupt (IMIC) requested by the IMFC flag in TRCSR is enabled.   |   |  |   |   |  |  |  |
| IMIE   | ΕB                                      | compare                   | TRC       | 0: An interrupt (IMIB) requested by the IMFB flag in R/W TRCSR is disabled.  |   |  |   |   |  |  |  |
|  |   | match interru<br>enable B | · . AIT   |  |   | sted by the  | IMFB flag ir  | ı   |  |  |  |
| IMIE   | ĒA                                      | compare                   | TRC       |  | <i>,</i> .  | sted by the  | IMFA flag i   | n R/W   |  |  |  |
|  |   | match interru<br>enable A |           | 1: An interrupt (IMIA) requested by the IMFA flag in<br>TRCSR is enabled.  |   |  |   |   |  |  |  |
|  | Bit:<br>sr reset:<br>Syn<br>OVI<br>IMIE | Bit: b7<br>OVIE           | OVIE      | Bit:     b7     b6     b5       OVIE     -     -       or reset:     0     1     1       Symbol     Bit Name     Descrittion       OVIE     Timer overflow     0: An interruption       IMIED     Input capture/     0: An interruption       IMIEC     Input capture/     0: An interruption       IMIEC     Input capture/     0: An interruption       IMIEB     Input capture/     0: An interruption       IMIEB     Input capture/     0: An interruption       IMIEB     Input capture/     0: An interruption       IMIEA     Input capture/     0: An interruption       Imput capture/     0: A | Bit:b7b6b5b4OVIEor reset:0111SymbolBit NameDescriptionOVIETimer overflow<br>interrupt<br>enable0: An interrupt (FG<br>TRCSR is disa<br>1: An interrupt (FG<br>TRCSR is enableReservedThese bits are read<br>1.IMIEDInput capture/<br>compare<br>match interrupt<br>enable D0: An interrupt (IM<br>TRCSR is disa<br>1: An interrupt (IM<br>TRCSR is disa<br> | Bit:       b7       b6       b5       b4       b3         OVIE       -       -       -       IMIED         or reset:       0       1       1       1       0         Symbol       Bit Name       Description         OVIE       Timer overflow<br>interrupt<br>enable       0: An interrupt (FOVI) reque<br>TRCSR is disabled.         OVIE       Timer overflow<br>interrupt<br>enable       0: An interrupt (FOVI) reque<br>TRCSR is enabled.          Reserved       These bits are read as 1. Th<br>1.         IMIED       Input capture/<br>compare<br>match interrupt<br>enable D       0: An interrupt (IMID) reques<br>TRCSR is disabled.         IMIEC       Input capture/<br>compare<br>match interrupt<br>enable C       0: An interrupt (IMIC) reques<br>TRCSR is disabled.         IMIEB       Input capture/<br>compare<br>match interrupt<br>enable B       0: An interrupt (IMIC) reques<br>TRCSR is disabled.         IMIEB       Input capture/<br>compare<br>match interrupt<br>enable B       0: An interrupt (IMIB) reques<br>TRCSR is disabled.         IMIEA       Input capture/<br>compare<br>match interrupt<br>enable B       0: An interrupt (IMIB) reques<br>TRCSR is disabled.         IMIEA       Input capture/<br>compare<br>match interrupt<br>enable B       0: An interrupt (IMIA) reques<br>TRCSR is disabled. | Bit:       b7       b6       b5       b4       b3       b2         OVIE       -       -       -       IMIED       IMIEC         or reset:       0       1       1       1       0       0         Symbol       Bit Name       Description       0       0       0         OVIE       Timer overflow<br>interrupt<br>enable       0: An interrupt (FOVI) requested by the<br>TRCSR is disabled.       1: An interrupt (FOVI) requested by the<br>TRCSR is enabled.          Reserved       These bits are read as 1. The write value<br>1.       0: An interrupt (IMID) requested by the<br>TRCSR is disabled.         IMIED       Input capture/<br>compare<br>match interrupt<br>enable D       0: An interrupt (IMID) requested by the<br>TRCSR is enabled.         IMIEC       Input capture/<br>compare<br>match interrupt<br>enable C       0: An interrupt (IMIC) requested by the<br>TRCSR is disabled.         IMIEB       Input capture/<br>compare<br>match interrupt<br>enable B       0: An interrupt (IMIC) requested by the<br>TRCSR is disabled.         IMIEA       Input capture/<br>compare<br>match interrupt<br>enable B       0: An interrupt (IMIB) requested by the<br>TRCSR is disabled.         IMIEA       Input capture/<br>compare<br>match interrupt       0: An interrupt (IMIB) requested by the<br>TRCSR is disabled.         IMIEA       Input capture/<br>compare       0: An interrupt (IMIA) requested by the<br>TRCSR is disabled. | Bit:       b7       b6       b5       b4       b3       b2       b1         OVIE       -       -       -       IMIED       IMIEC       IMIEB         or reset:       0       1       1       1       0       0       0         Symbol       Bit Name       Description       0: An interrupt (FOVI) requested by the OVF flag in TRCSR is disabled.         OVIE       Timer overflow interrupt enable       0: An interrupt (FOVI) requested by the OVF flag in TRCSR is enabled.          Reserved       These bits are read as 1. The write value should be 1.         IMIED       Input capture/ compare match interrupt enable D       0: An interrupt (IMID) requested by the IMFD flag in TRCSR is disabled.         IMIEC       Input capture/ compare match interrupt enable D       0: An interrupt (IMID) requested by the IMFC flag in TRCSR is disabled.         IMIEC       Input capture/ compare match interrupt enable C       0: An interrupt (IMIC) requested by the IMFC flag in TRCSR is enabled.         IMIEB       Input capture/ compare match interrupt enable C       0: An interrupt (IMID) requested by the IMFC flag in TRCSR is enabled.         IMIEB       Input capture/ compare match interrupt enable B       0: An interrupt (IMIB) requested by the IMFB flag in TRCSR is enabled.         IMIEA       Input capture/ compare match interrupt enable A       0: An interrupt (IMIB) |  |  |  |



## 15.2.5 Timer RC Status Register (TRCSR)

| Ac         | ldress:  | H'FFFF8D |   |  |  |   |                        |   |         |  |
|------------|----------|----------|---|--|--|---|------------------------|---|---------|--|
|            | Bit:     | b7       | b6  | b5   | b4   | b3  | b2                     | b1  | b0      |  |
|            |          | OVF      | _   | —  | —  | IMFD  | IMFC                   | IMFB  | IMFA    |  |
| Value afte | r reset: | 0        | 1   | 1  | 1  | 0   | 0                      | 0   | 0       |  |
| Bit        | Symb     | ool Bit  | Name  | Desci  | ription  |   |                        |   | R/W     |  |
| 7          | OVF      | Tim      | er overflow †   | er overflow flag 0: TRCCNT has not overflowed.<br>1: TRCCNT has overflowed.<br>[Setting condition]<br>• When TRCCNT overflows from H'FFFF to<br>H'0000.<br>[Clearing condition]<br>• Read OVF when OVF = 1, then write 0 in OVF. |  |   |                        |   |         |  |
| 6 to 4     |          | Res      | served These bits are read as 1. The write value should — be 1. |  |  |   |                        |   |         |  |
| 3          | IMFD     | . I.     | ut capture/<br>ipare match<br>D                                 | <ul> <li>TF</li> <li>OU</li> <li>Th</li> <li>an</li> <li>TF</li> <li>1 o</li> <li>[Clear</li> <li>Re</li> <li>IM</li> </ul>  | input companie<br>TRCCNT<br>input capt<br>input capt<br>RCCNT = G<br>for the PWN<br>ring condition<br>ead IMFD v<br>IFD. | GRD when<br>are register<br>Γ value is t<br>ure signal<br>ure registe<br>GRD when<br>M2 bit to 0 i<br>ons]<br>when IMFD | ransferred<br>when GRD | to GRD by<br>functions a<br>bit is set to<br>write 0 in | as<br>D |  |



| Bit | Symbol | Bit Name                                  | Description  | R/W |
|-----|--------|---|--|-----|
| 2   | IMFC   | Input capture/<br>compare match<br>flag C | <ul> <li>[Setting conditions]</li> <li>TRCCNT = GRC when GRC functions as an output compare register.</li> <li>The TRCCNT value is transferred to GRC by an input capture signal when GRC functions as an input capture register.</li> <li>TRCCNT = GRC when the PWMC bit is set to 1 or the PWM2 bit to 0 in TRCMR.</li> <li>[Clearing conditions]</li> <li>Read IMFC when IMFC = 1, then write 0 in</li> </ul>   | R/W |
|     |        |   | <ul><li>IMFC.</li><li>The DTC is activated by an IMFC interrupt when the DISEL bit in MRB of DTC is 0.</li></ul>   |     |
| 1   | IMFB   | Input capture/<br>compare match<br>flag B | <ul> <li>[Setting conditions]</li> <li>TRCCNT = GRB when GRB functions as an output compare register.</li> <li>The TRCCNT value is transferred to GRB by an input capture signal when GRB functions as an input capture register.</li> <li>TRCCNT = GRB when the PWMB bit is set to 1 or the PWM2 bit to 0 in TRCMR.</li> <li>[Clearing conditions]</li> <li>Read IMFB when IMFB = 1, then write 0 in IMFB.</li> <li>The DTC is activated by an IMFB interrupt when the DISEL bit in MRB of DTC is 0.</li> </ul> | R/W |



| Bit | Symbol | Bit Name                                  | Description   | R/W |
|-----|--------|---|---|-----|
| 0   | IMFA   | Input capture/<br>compare match<br>flag A | <ul> <li>[Setting conditions]</li> <li>TRCCNT = GRA when GRA functions as an output compare register.</li> <li>The TRCCNT value is transferred to GRA by an input capture signal when GRA functions as</li> </ul> | R/W |
|     |        |   | an input capture register.<br>[Clearing condition]  |     |
|     |        |   | <ul> <li>Read IMFA when IMFA = 1, then write 0 in IMFA.</li> </ul>  |     |
|     |        |   | The DTC is activated by an IMFA interrupt when the DISEL bit in MRB of DTC is 0.  |     |



# 15.2.6 Timer RC I/O Control Register 0 (TRCIOR0)

|       | Address:     | H'FFFF   | 8E  |            |   |                          |              |              |              |     |
|-------|--------------|----------|-----|------------|---|--------------------------|--------------|--------------|--------------|-----|
|       | Bit:         | b.       | 7   | b6         | b5  | b4                       | b3           | b2           | b1           | b0  |
|       |              |          | -   | IOB2       | IOB[1:0]  |                          | —            | IOA2         | IOA[1        | :0] |
| Value | after reset: | 1        |     | 0          | 0   | 0                        | 1            | 0            | 0            | 0   |
| Bit   | Sym          | bol      | Bit | Name       | Descript  | ion                      |              |              |              | R/W |
| 7     | _            |          | Res | served     | This bit is   | s read as 1              | . The write  | value shou   | uld be 1.    | _   |
| 6     | IOB2         | )        | I/O | control B2 | Selects t   | he GRB fui               | nction.      |              |              | R/W |
|       |              |          |     |            | 0: GRB f  | unctions as              | an output    | t compare r  | egister      |     |
|       |              |          |     |            | 1: GRB f  | unctions as              | s an input o | capture reg  | ister        |     |
| 5, 4  | IOB[         | 1:0]     |     | control B1 | When IO   | B2 = 0,                  |              |              |              | R/W |
|       | and B0       |          |     |            | 00: No o  | utput on co              | mpare ma     | tch          |              |     |
|       |              |          |     |            | 01: 0 output to the FTIOB pin on compare match of GRB |                          |              |              |              |     |
|       |              |          |     |            | 10: 1 output to the FTIOB pin on compare match GRB    |                          |              |              | e match of   |     |
|       |              |          |     |            |   | le output to<br>h of GRB | o the FTIO   | B pin on co  | mpare        |     |
|       |              |          |     |            | When IO   | B2 = 1,                  |              |              |              |     |
|       |              |          |     |            | 00: Input<br>pin                                      | capture to               | GRB at ris   | sing edge a  | t the FTIOB  |     |
|       |              |          |     |            | 01: Input<br>pin                                      | capture to               | GRB at fa    | lling edge a | at the FTIOE | 3   |
|       |              |          |     |            | •   | capture to<br>FTIOB pi   |              | sing and fal | ling edges   |     |
| 3     | _            |          | Res | served     | This bit is   | s read as 1              | . The write  | value shou   | uld be 1.    |     |
| 2     | IOA2         | <u>)</u> | I/O | control A2 | Selects t   | he GRA fui               | nction.      |              |              | R/W |
|       |              |          |     |            | 0: GRA f  | unctions as              | an output    | t compare r  | egister      |     |
|       |              |          |     |            | 1: GRA f  | unctions as              | s an input o | capture reg  | ister        |     |



| Bit  | Symbol   | Bit Name       | Description  | R/W |
|------|----------|----------------|--|-----|
| 1, 0 | IOA[1:0] | I/O control A1 | When IOA2 = 0,   | R/W |
|      |          | and A0         | 00: No output on compare match   |     |
|      |          |                | 01: 0 output to the FTIOA pin on compare match of GRA                    |     |
|      |          |                | 10: 1 output to the FTIOA pin on compare match of GRA                    |     |
|      |          |                | 11: Toggle output to the FTIOA pin on compare<br>match of GRA            |     |
|      |          |                | When IOA2 = 1,   |     |
|      |          |                | 00: Input capture to GRA at rising edge of the FTIOA pin                 |     |
|      |          |                | 01: Input capture to GRA at falling edge of the FTIOA pin                | L.  |
|      |          |                | 1X: Input capture to GRA at rising and falling edges<br>of the FTIOA pin |     |

### [Legend]

X: Don't care.

- Notes: 1. When a GR register functions as a buffer register for a paired GR register, the settings in the IOA2 and IOB2 bits in TRCIOR0 and the IOC2 and IOD2 bits in TRCIOR1 of both registers should be the same.
  - 2. The setting of TRCIOR is invalid in PWM mode and PWM2 mode.

TRCIOR0 selects the functions of GRA and GRB, and specifies the functions of the FTIOA and FTIOB pins.



# 15.2.7 Timer RC I/O Control Register 1 (TRCIOR1)

|       | Address:                | H'FFFF8F |            |  |   |              |              |             |     |  |
|-------|-------------------------|----------|------------|--|---|--------------|--------------|-------------|-----|--|
|       | Bit:                    | b7       | b6         | b5   | b4  | b3           | b2           | b1          | b0  |  |
|       |                         | IOD3     | IOD2       | IOD  | [1:0]   | IOC3         | IOC2         | IOC[1       | :0] |  |
| Value | after reset:            | 1        | 0          | 0  | 0   | 1            | 0            | 0           | 0   |  |
| Bit   | Symb                    | ol Bit   | Name       | Descript   | ion   |              |              |             | R/W |  |
| 7     | IOD3                    | I/O      | control D3 | 0: GRD i   | s used as (   | GR for the   | FTIOB pin    |             | —   |  |
|       |                         |          |            | 1: GRD i   | s used as (   | GR for the   | FTIOD pin    |             |     |  |
| 6     | IOD2                    | I/O      | control D2 | 0: GRD f   | unctions as   | s an output  | compare r    | egister     | R/W |  |
|       |                         |          |            | 1: GRD f   | unctions as   | s an input o | apture reg   | ster        |     |  |
| 5, 4  | IOD[1:0] I/O control D1 |          |            | When IO  | D3 = 0,   |              |              |             | R/W |  |
|       | and D0                  |          |            | 00: No o   | utput on co   | mpare ma     | tch          |             |     |  |
|       |                         |          |            | 01: 0 out<br>GRD   |   | TIOB pin o   | on compare   | e match of  |     |  |
|       |                         |          |            |  | 10: 1 output to the FTIOB pin on compare match of GRD         |              |              |             |     |  |
|       |                         |          |            |  | 11: Toggle output to the FTIOB pin on compare<br>match of GRD |              |              |             |     |  |
|       |                         |          |            | When $IOD3 = 1$ and $IOD2 = 0$ ,                             |   |              |              |             |     |  |
|       |                         |          |            | 00: No o   |   |              |              |             |     |  |
|       |                         |          |            | 01: 0 out<br>GRD   |   |              |              |             |     |  |
|       |                         |          |            | 10: 1 out<br>GRD   | e match of  |              |              |             |     |  |
|       |                         |          |            | 11: Togg<br>matc   | mpare   |              |              |             |     |  |
|       |                         |          |            | When IO  | D3 = 1 and  | d IOD2 = 1,  |              |             |     |  |
|       |                         |          |            | 00: Input<br>pin   | capture to  | GRD at ris   | sing edge o  | f the FTIOD |     |  |
|       |                         |          |            | 01: Input capture to GRD at falling edge of the<br>FTIOD pin |   |              |              |             |     |  |
|       |                         |          |            |  | capture to<br>FTIOD pi  |              | sing and fal | ling edges  |     |  |



| Section 15 Timer RC | Section | 15 | Timer | RC |
|---------------------|---------|----|-------|----|
|---------------------|---------|----|-------|----|

| Bit  | Symbol   | Bit Name       | Description  | R/W |
|------|----------|----------------|--|-----|
| 3    | IOC3     | I/O control C3 | 0: GRC is used as GR for the FTIOA pin   | R/W |
|      |          |                | 1: GRC is used as GR for the FTIOC pin   |     |
| 2    | IOC2     | I/O control C2 | 0: GRC functions as an output compare register                                 | R/W |
|      |          |                | 1: GRC functions as an input capture register                                  |     |
| 1, 0 | IOC[1:0] | I/O control C1 | When IOC3 = 0,   | R/W |
|      |          | and C0         | 00: No output on compare match   |     |
|      |          |                | 01: 0 output to the FTIOA pin on compare match of GRC                          |     |
|      |          |                | 10: 1 output to the FTIOA pin on compare match of GRC                          |     |
|      |          |                | 11: Toggle output to the FTIOA pin on compare<br>match of GRC                  |     |
|      |          |                | When $IOC3 = 1$ and $IOC2 = 0$ ,   |     |
|      |          |                | 00: No output on compare match   |     |
|      |          |                | 01: 0 output to the FTIOC pin on compare match of GRC                          |     |
|      |          |                | 10: 1 output to the FTIOC pin on compare match of GRC                          |     |
|      |          |                | <ol> <li>Toggle output to the FTIOC pin on compare<br/>match of GRC</li> </ol> |     |
|      |          |                | When $IOC3 = 1$ and $IOC2 = 1$ ,   |     |
|      |          |                | 00: Input capture to GRC at rising edge of the<br>FTIOC pin                    |     |
|      |          |                | 01: Input capture to GRC at falling edge of the<br>FTIOC pin                   |     |
|      |          |                | 1X: Input capture to GRC at rising and falling<br>edges of the FTIOC pin       |     |

### [Legend]

X: Don't care.

- Notes: 1. When a GR register functions as a buffer register for a paired GR register, the settings in the IOA2 and IOB2 bits in TRCIOR0 and the IOC2 and IOD2 bits in TRCIOR1 of both registers should be the same.
  - 2. The setting of TRCIOR1 is invalid in PWM mode and PWM2 mode.

# 15.2.8 Timer RC Output Enable Register (TRCOER)

| Address: H'FFFF92 |                       |         |                      |                |  |    |             |                       |     |  |
|-------------------|-----------------------|---------|----------------------|----------------|--|----|-------------|-----------------------|-----|--|
|                   | Bit:                  | b7      | b6                   | b5             | b4   | b3 | b2          | b1                    | b0  |  |
|                   |                       | PTO     | _                    | _              | _  | ED | EC          | EB                    | EA  |  |
| Value afte        | alue after reset: 0 1 |         | 1                    | 1              | 1  | 1  | 1           | 1                     |     |  |
| Bit               | Symbo                 | I Bit N | ame                  | Descr          | Description  |    |             |                       |     |  |
| 7                 | PTO                   |         | r output<br>led mode |                | e ED, EC, E<br>low level ir  |    |             | t set to 1 by<br>nal. | R/W |  |
|                   |                       |         |                      |                | e ED, EC, E<br>level input   |    |             | t to 1 by the         |     |  |
| 6 to 4            | —                     | Rese    | rved                 | These<br>be 1. | These bits are read as 1. The write value should be 1.                         |    |             |                       |     |  |
| 3                 | ED                    | Mast    | er enable [          |                | 0: The FTIOD output is enabled according to the TRCMR and TRCIOR1 settings     |    |             |                       |     |  |
|                   |                       |         |                      |                | 1: The FTIOD output is disabled regardless of the TRCMR and TRCIOR1 settings.  |    |             |                       |     |  |
| 2                 | EC                    | Mast    | er enable C          |                | 0: The FTIOC output is enabled according to the<br>TRCMR and TRCIOR1 settings. |    |             |                       |     |  |
|                   |                       |         |                      |                | 1: The FTIOC output is disabled regardless of the TRCMR and TRCIOR1 settings.  |    |             |                       |     |  |
| 1                 | EB                    | Mast    | er enable E          |                | 0: The FTIOB output is enabled according to the TRCMR and TRCIOR0 settings     |    |             |                       |     |  |
|                   |                       |         |                      |                | 1: The FTIOB output is disabled regardless of the TRCMR and TRCIOR0 settings.  |    |             |                       |     |  |
| 0                 | EA                    | Mast    | er enable A          |                | FTIOA ou<br>CIOR0 sett   | -  | bled accord | ding to the           | R/W |  |
|                   |                       |         |                      |                | e FTIOA ou<br>CIOR0 sett   |    | bled regard | dless of the          |     |  |

TRCOER enables or disables the timer outputs. When setting the PTO bit to 1 and driving the TRCOI signal low, the ED, EC, EB and EA bits are set to 1 and timer RC outputs are disabled.



### 15.2.9 Timer RC Digital Filtering Function Select Register (TRCDF)

| Address:     | H'FFFF9                      | 1   |  |  |   |   |   |  |  |  |
|--------------|------------------------------|---|--|--|---|---|---|--|--|--|
| Bit:         | b7                           | b6  | b5   | b4   | b3  | b2  | b1  | b0   |  |  |
|              |                              | DFCK[1:0]   | —  | DFTRG  | DFD   | DFC   | DFB   | DFA  |  |  |
| after reset: | 0                            | 0   | 0  | 0  | 0   | 0   | 0   | 0  |  |  |
| Symb         | ol                           | Bit Name  | Descr  | iption   |   |   |   | R/W  |  |  |
| DFCK         | [1:0]                        | Digital filter cloo<br>select   |  |  | the clock   | to be used  | by the  | R/W  |  |  |
|              |                              |   | 00: φ/3  | 32   |   |   |   |  |  |  |
|              |                              |   | 01: φ/8  | 3  |   |   |   |  |  |  |
|              |                              |   | 10: <b>φ</b>   |  |   |   |   |  |  |  |
|              |                              |   |  |  | ed by bits (  | CKS2 to Ck  | KS0 in  |  |  |  |
| _            |                              | Reserved  | This b   | it is read as  | s 0. The wi   | rite value sl   | nould be 0.   |  |  |  |
| DFTR         | G                            | Digital filter  |  | 0: Disables the digital filter for the TRGC pin  |   |   |   |  |  |  |
|              |                              | function trigger<br>pin   | 1: Ena   | 1: Enables the digital filter for the TRGC pin   |   |   |   |  |  |  |
| DFD          |                              | Digital filter  | 0: Disa  | 0: Disables the digital filter for the FTIOD pin   |   |   |   |  |  |  |
|              |                              | function D  | 1: Ena   | 1: Enables the digital filter for the FTIOD pin  |   |   |   |  |  |  |
| DFC          |                              | Digital filter  | 0: Disa  | 0: Disables the digital filter for the FTIOC pin   |   |   |   |  |  |  |
|              |                              | function C  | 1: Ena   | 1: Enables the digital filter for the FTIOC pin  |   |   |   |  |  |  |
| DFB          |                              | Digital filter  | 0: Disa  | ables the d  | igital filter f   | or the FTIC   | OB pin  | R/W  |  |  |
|              |                              | function B  | 1: Ena   | 1: Enables the digital filter for the FTIOB pin  |   |   |   |  |  |  |
| DFA          |                              | Digital filter  | 0: Disa  | 0: Disables the digital filter for the FTIOA pin   |   |   |   |  |  |  |
|              |                              | function A  | 1: Ena   | 1: Enables the digital filter for the FTIOA pin  |   |   |   |  |  |  |
|              | Bit:<br>after reset:<br>DFCK | Bit: b7<br>inter reset: 0<br>Symbol<br>DFCK[1:0]<br>DFCK[1:0]<br>DFTRG<br>DFD<br>DFC<br>DFB | DFCK[1:0]         after reset:       0         0       0         Symbol       Bit Name         DFCK[1:0]       Digital filter cloor select          Reserved         DFTRG       Digital filter function trigger pin         DFD       Digital filter function D         DFC       Digital filter function D         DFC       Digital filter function D         DFC       Digital filter function D         DFA       Digital filter function B | Bit:     b7     b6     b5       DFCK[1:0]     —       after reset:     0     0     0       Symbol     Bit Name     Descr       DFCK[1:0]     Digital filter clock select     These digital       DFCK[1:0]     Digital filter clock select     These digital       00:     \$\phi\$     00:     \$\phi\$       01:     \$\phi\$     0:     0:       01:     \$\phi\$     0:     Disa       01:     \$\phi\$     0:     0:       01:     \$\phi\$     0: | Bit:     b7     b6     b5     b4       □FCK[1:0]     —     DFTRG       after reset:     0     0     0       Symbol     Bit Name     Description       DFCK[1:0]     Digital filter clock select     These bits select       DFCK[1:0]     Digital filter clock select     These bits select       00: \$\overline{\sqrt{32}}     01: \$\overline{\sqrt{8}}       10: \$\overline{\sqrt{11}}     10: \$\overline{\sqrt{11}}       —     Reserved     This bit is read as       DFTRG     Digital filter function trigger pin     0: Disables the di       DFD     Digital filter function D     0: Disables the di       DFC     Digital filter function C     0: Disables the di       DFC     Digital filter function C     0: Disables the di       DFC     Digital filter function C     0: Disables the di       DFC     Digital filter function C     0: Disables the di       DFB     Digital filter function B     0: Disables the di       DFA     Digital filter function B     0: Disables the di | Bit:       b7       b6       b5       b4       b3         DFCK[1:0]       —       DFTRG       DFD         after reset:       0       0       0       0         Symbol       Bit Name       Description         DFCK[1:0]       Digital filter clock select the clock for digital filter.       00: \$\phi/32\$         DFCK[1:0]       Digital filter clock select the clock for digital filter.       00: \$\phi/32\$         01: \$\phi/8\$       10: \$\phi\$       11: Clock specified by bits OF TRCCR1         —       Reserved       This bit is read as 0. The write of trunction trigger pin         DFTRG       Digital filter function trigger pin       0: Disables the digital filter for function D         DFD       Digital filter function D       0: Disables the digital filter for function C         DFC       Digital filter function C       0: Disables the digital filter for function C         DFC       Digital filter function C       0: Disables the digital filter for function C         DFC       Digital filter function C       0: Disables the digital filter for function C         DFB       Digital filter for function B       0: Disables the digital filter for function C         DFB       Digital filter for function B       0: Disables the digital filter for function B         DFA       Digital | Bit:     b7     b6     b5     b4     b3     b2       DFCK[1:0]     —     DFTRG     DFD     DFC       after reset:     0     0     0     0     0       Symbol     Bit Name     Description       DFCK[1:0]     Digital filter clock<br>select     These bits select the clock to be used<br>digital filter.       DFCK[1:0]     Digital filter clock<br>select     These bits select the clock to be used<br>digital filter.       00:     \$\phi/32\$     01:     \$\phi/8\$       10:     \$\phi<11: | Bit:       b7       b6       b5       b4       b3       b2       b1         DFCK[1:0]       —       DFTRG       DFD       DFC       DFB         inter reset:       0       0       0       0       0       0       0         Symbol       Bit Name       Description |  |  |

Note: The setting in this register is valid on the corresponding pin when the FTIOA to FTIOD inputs are enabled by TRCIOR0 and TRCIOR1 and the TRGC input is selected by bits TCEG1 and TCEG0 in TRCCR2.


# 15.2.10 Timer RC A/D Conversion Start Trigger Control Register (TRCADCR)

| A          | ddress: H | H'FFFF93 | 3                              |                               |   |   |          |                                |               |             |         |  |
|------------|-----------|----------|--------------------------------|-------------------------------|---|---|----------|--------------------------------|---------------|-------------|---------|--|
|            | Bit:      | b7       |                                | b6                            | b | 5   | b4       | b3                             | b2            | b1          | b0      |  |
|            |           | _        |                                | _                             | _ | -   | —        | ADTRGAE                        | ADTRGBE       | ADTRGCE     | ADTRGDE |  |
| Value afte | er reset: | 1        |                                | 1                             | 1 |   | 1        | 0                              | 0             | 0           | 0       |  |
| Bit        | Symb      | ool      | Bit                            | Name                          |   | Des   | cription |                                |               |             | R/W     |  |
| 7 to 4     |           |          | Re                             | served                        |   | Thes<br>be 1  |          | e read as 1. 7                 | The write va  | alue should | I —     |  |
| 3          | ADTF      | RGAE     | sta                            | D conversion<br>Int trigger A |   |   |          | sion start trig<br>atch of GRA | iger is not ç | generated b | by R/W  |  |
|            |           |          | en                             | enable                        |   | <ol> <li>A/D conversion start trigger is generated by<br/>compare match of GRA</li> </ol> |          |                                |               |             |         |  |
| 2          | ADTF      | RGBE     | A/D conversion start trigger B |                               |   |   |          | sion start trig<br>atch of GRB | iger is not ç | generated b | by R/W  |  |
|            |           |          | en                             | enable                        |   | 1: A/D conversion start trigger is generated by<br>compare match of GRB                   |          |                                |               |             |         |  |
| 1          | ADTF      | RGCE     |                                | D conversion<br>Art trigger C |   |   |          | sion start trig<br>atch of GRC | iger is not ç | generated b | by R/W  |  |
|            |           |          | en                             | enable                        |   | 1: A/D conversion start trigger is generated by<br>compare match of GRC                   |          |                                |               |             |         |  |
| 0          | ADTF      | RGDE     | sta                            | D conversion<br>Int trigger D |   |   |          | sion start trig<br>atch of GRD | iger is not ç | generated b | by R/W  |  |
|            |           |          | en                             | enable                        |   | 1: A/D conversion start trigger is generated by<br>compare match of GRD                   |          |                                |               |             |         |  |
|            |           |          |                                |                               |   |   |          |                                | -             |             |         |  |

TRCADCR selects the trigger source to start A/D conversion. A/D conversion start trigger is generated by a corresponding compare match.



# 15.2.11 Timer RC Counter (TRCCNT)



TRCCNT is a 16-bit readable/writable up-counter. The input clock is selected by bits CKS2 to CKS0 in TRCCR1. TRCCNT can be cleared to H'0000 through a compare match of GRA by setting the CCLR bit in TRCCR1 to 1. When TRCCNT overflows from H'FFFF to H'0000, the OVF flag in TRCSR is set to 1. If the OVIE bit in TRCIER is set to 1 at this time, an interrupt request is generated. TRCCNT must always be read from or written to in units of 16 bits; 8-bit accesses are not allowed. The initial value of TRCCNT is H'0000.



# 15.2.12 General Registers A, B, C, and D (GRA, GRB, GRC, and GRD)

| GRA                |        |     |     |     |     |     |    |    |    |    |    |    |    |    |    |    |
|--------------------|--------|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|
| Address:           | H'FFFF | 82  |     |     |     |     |    |    |    |    |    |    |    |    |    |    |
| Bit:               | b15    | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|                    |        |     |     |     |     |     |    |    |    |    |    |    |    |    |    |    |
| Value after reset: | 1      | 1   | 1   | 1   | 1   | 1   | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
|                    |        |     |     |     |     |     |    |    |    |    |    |    |    |    |    |    |
| GRB                |        |     |     |     |     |     |    |    |    |    |    |    |    |    |    |    |
| Address:           | H'FFFF | 84  |     |     |     |     |    |    |    |    |    |    |    |    |    |    |
| Bit:               | b15    | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|                    |        |     |     |     |     |     |    |    |    |    |    |    |    |    |    |    |
| Value after reset: | 1      | 1   | 1   | 1   | 1   | 1   | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
|                    |        |     |     |     |     |     |    |    |    |    |    |    |    |    |    |    |
| GRC                |        |     |     |     |     |     |    |    |    |    |    |    |    |    |    |    |
| Address:           | H'FFFF | 86  |     |     |     |     |    |    |    |    |    |    |    |    |    |    |
| Bit:               | b15    | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|                    |        |     |     |     |     |     |    |    |    |    |    |    |    |    |    |    |
| Value after reset: | 1      | 1   | 1   | 1   | 1   | 1   | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
|                    |        |     |     |     |     |     |    |    |    |    |    |    |    |    |    |    |
| GRD                |        |     |     |     |     |     |    |    |    |    |    |    |    |    |    |    |
| Address:           |        | 88  |     |     |     |     |    |    |    |    |    |    |    |    |    |    |
| Bit:               | b15    | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|                    |        |     |     |     |     |     |    |    |    |    |    |    |    |    |    |    |
| Value after reset: | 1      | 1   | 1   | 1   | 1   | 1   | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |



Each general register is a 16-bit readable/writable register that can function as either an outputcompare register or an input-capture register. The function is selected by settings in TRCIOR0 and TRCIOR1.

When a general register is used as an input-compare register, its value is constantly compared with the TRCCNT value. When the two values match (a compare match), the corresponding flag (the IMFA, IMFB, IMFC, or IMFD bit) in TRCSR is set to 1. An interrupt request is generated at this time, when the IMIEA, IMIEB, IMIEC, or IMIED bit in TRCIER is set to 1. A compare match output can be selected in TRCIOR.

When a general register is used as an input-capture register, an external input-capture signal is detected and the current TRCCNT value is stored in the general register. The corresponding flag (the IMFA, IMFB, IMFC, or IMFD bit) in TRCSR is set to 1. If the corresponding interruptenable bit (the IMIEA, IMIEB, IMIEC, or IMIED bit) in TRIER is set to 1 at this time, an interrupt request is generated. The edge of the input-capture signal is selected in TRCIOR.

GRC and GRD can be used as buffer registers of GRA and GRB, respectively, by setting BUFEA and BUFEB in TRCMR.

For example, when GRA is set as an output-compare register and GRC is set as the buffer register for GRA, the value in the buffer register GRC is sent to GRA whenever compare match A is generated.

When GRA is set as an input-capture register and GRC is set as the buffer register for GRA, the value in TRCCNT is transferred to GRA and the value in the buffer register GRA is transferred to GRC whenever an input capture is generated.

GRA to GRD must be written or read in 16-bit units; 8-bit access is not allowed. GRA to GRD are initialized to H'FFFF by a reset.



# 15.3 Operation

Timer RC has the following operating modes.

• Timer mode operation

Enables output compare and input capture functions by setting the IOA2 to IOA0 and IOB2 to IOB0 bits in TRCIOR0 and the IOC3 to IOC0 and IOD3 to IOD0 bits in TRCIOR1.

- PWM mode operation Enables PWM mode operation by setting the PWMD, PWMC, and PWMB bits in TRCMR.
- PWM2 mode operation

Enables PWM2 mode operation by setting the PWM2 bit in TRCMR.

The FTIOA to FTIOD pins indicate the timer output mode by each register setting. Set 1 to the PMCR and PMR bits corresponding to the pins selected by the PMC.

#### Register Name TRCOER TRCMR **TRCIOR0** IOA2 to **Bit Name** EA PWM2 IOA0 Function Setting 0 1 001, 01X Timer mode waveform output (output compare values function) Х 1 1XX Timer mode (input capture function) Х 1 000 General input port (when PCR = 0 on the corresponding pin) Other than above Setting prohibited

### Table 15.3 FTIOA Pin Functions

[Legend]

X: Don't care.



# Table 15.4 FTIOB Pin Functions

| Register<br>Name | TRCOER | TR      | TRCMR TRC |                 |  |  |  |
|------------------|--------|---------|-----------|-----------------|--|--|--|
| Bit Name         | EB     | PWM2    | PWMB      | IOB2 to<br>IOB0 | –<br>Function  |  |  |
| Setting          | 0      | 0       | Х         | XXX             | PWM2 mode waveform output                                  |  |  |
| values           | 0      | 1       | 1         | XXX             | PWM mode waveform output                                   |  |  |
|                  | 0      | 1       | 0         | 001, 01X        | Timer mode waveform output (output compare function)       |  |  |
|                  | Х      | 1       | 0         | 1XX             | Timer mode (input capture function)                        |  |  |
|                  | Х      | 1       | 0         | 000             | General input port (when PCR = 0 on the corresponding pin) |  |  |
|                  |        | Other t | han above | )               | Setting prohibited   |  |  |

[Legend]

X: Don't care.

### Table 15.5FTIOC Pin Functions

| Register<br>Name | TRCOER | TRCMR |            | TRCIOR1         |  |  |  |
|------------------|--------|-------|------------|-----------------|--|--|--|
| Bit Name         | EC     | PWM2  | PWMC       | IOC2 to<br>IOC0 | –<br>Function  |  |  |
| Setting          | 0      | 1     | 1          | XXX             | PWM mode waveform output                                   |  |  |
| values           | 0      | 1     | 0          | 001, 01X        | Timer mode waveform output (output compare function)       |  |  |
|                  | Х      | 1     | 0          | 1XX             | Timer mode (input capture function)                        |  |  |
|                  | Х      | 1     | 0          | 000             | General input port (when PCR = 0 on the corresponding pin) |  |  |
|                  |        | Other | than above | 9               | Setting prohibited   |  |  |

[Legend]

X: Don't care.

| Register<br>Name | TRCOER | TRCMR   |            | TRCIOR1         |  |  |  |
|------------------|--------|---------|------------|-----------------|--|--|--|
| Bit Name         | ED     | PWM2    | PWMD       | IOD2 to<br>IOD0 | –<br>Function  |  |  |
| Setting          | 0      | 1       | 1          | XXX             | PWM mode waveform output                                   |  |  |
| values           | 0      | 1       | 0          | 001, 01X        | Timer mode waveform output (output compare function)       |  |  |
|                  | Х      | 1       | 0          | 1XX             | Timer mode (input capture function)                        |  |  |
|                  | Х      | 1       | 0          | 000             | General input port (when PCR = 0 on the corresponding pin) |  |  |
|                  |        | Other t | than above | )               | Setting prohibited   |  |  |

### Table 15.6FTIOD Pin Functions

[Legend]

X: Don't care.

### 15.3.1 Timer Mode Operation

TRCCNT performs free-running or periodic counting operations. After a reset, TRCCNT is set as a free-running counter. When the CTS bit in TRCMR is set to 1, TRCCNT starts counting. When the TRCCNT value overflows from H'FFFF to H'0000, the OVF flag in TRCSR is set to 1. If the OVIE in TRCIER is set to 1, an interrupt request is generated. Figure 15.2 shows an example of free-running counting.





Figure 15.2 Free-Running Counter Operation



Periodic counting operation can be performed when GRA is set as an output compare register and the CCLR bit in TRCCR1 is set to 1. When the counter value matches GRA, TRCCNT is cleared to H'0000, and the IMFA flag in TRCSR is set to 1. If the corresponding IMIEA bit in TRCIER is set to 1, an interrupt request is generated. TRCCNT continues counting from H'0000. Figure 15.3 shows an example of periodic counting.





By setting a general register as an output compare register, the specified level of a signal can be output on the FTIOA, FTIOB, FTIOC, or FTIOD pin on compare match A, B, C, or D. The output level can be selected from 0, 1, or toggle. Figure 15.4 shows an example of TRCCNT functioning as a free-running counter. In this example, 1 is output on compare match A and 0 is output on compare match B. When the signal level is already at the selected output level, it is not changed on a compare match.




Figure 15.4 0 and 1 Output Example (TOA = 0, TOB = 1)

RENESAS




Figure 15.5 shows an example of toggled output when TRCCNT functions as a free-running counter, and the toggled output is selected for both compare matches A and B.

Figure 15.5 Toggle Output Example (TOA = 0, TOB = 1)

Figure 15.6 shows another example of toggled output when TRCCNT functions as a periodic counter on both compare matches A and B.




Figure 15.6 Toggle Output Example (TOA = 0, TOB = 1)

The TRCCNT value can be captured into a general register (GRA, GRB, GRC, or GRD) when signal levels are changed on an input-capture pin (FTIOA, FTIOB, FTIOC, or FTIOD) by specifying the general register as an input capture register. The capture timing can be selected from the rising, falling, or both edges. By using the input-capture function, the width or cycle of a pulse can be measured. Figure 15.7 shows an example of an input capture when both edges of the FTIOA signal and the falling edge of the FTIOB signal are selected as capture timings. TRCCNT functions as a free-running counter.




Figure 15.7 Input Capture Operating Example

Figure 15.8 shows an example of buffer operation when GRA is set as an input-capture register and GRC is set as the buffer register for GRA. TRCCNT functions as a free-running counter and is captured at both rising and falling edges of the FTIOA signal. Due to the buffer operation, the GRA value is transferred to GRC on an input-capture A and the TRCCNT value is stored in GRA.




Figure 15.8 Buffer Operation Example (Input Capture)



# 15.3.2 PWM Mode Operation

In PWM mode, PWM waveforms are generated by using GRA as the cycle register and GRB, GRC, and GRD as duty cycle registers. PWM waveforms are output from the FTIOB, FTIOC, and FTIOD pins. Up to three-phase PWM waveforms can be output. In PWM mode, a general register functions as an output compare register automatically. The initial output level of each pin depends on the settings in TRCCR1 and TRCCR2. Table 15.7 shows an example of the initial output level of the FTIOB pin.

| Bit TOB (TRCCR1) | Bit POLB (TRCCR2) | Initial Output Level |
|------------------|-------------------|----------------------|
| 0                | 0                 | 1                    |
| 0                | 1                 | 0                    |
| 1                | 0                 | 0                    |
| 1                | 1                 | 1                    |

| <b>Table 15.7</b> | Initial Output Level of FTIOB Pin |
|-------------------|-----------------------------------|
|-------------------|-----------------------------------|

The output level of each pin is determined by the value of the corresponding PWM mode output level control bit (POLB, POLC, or POLD) in TRCCR2. When POLB is 0, the FTIOB output pin is set to 0 on compare match B, and set to 1 on compare match A, whereas when POLB is 1, the FTIOB output pin is set to 1 on compare match B, and set to 0 on compare match A. When an output pin is set to PWM mode, the settings in TRCIOR0 and TRCIOR1 are ignored. If the same value is set in the cycle register and duty cycle register, output levels are not changed when a compare match occurs.

Figure 15.9 shows an example of operation in PWM mode. The output signals go 1 and TRCCNT is cleared on compare match A, and the output signals go 0 on compare match B, C, and D.






Figure 15.10 shows another example of operation in PWM mode. The output signals go 0 and TRCCNT is cleared on compare match A, and the output signals go 1 on compare match B, C, and D.




Figure 15.10 PWM Mode Example (2)



Figure 15.11 shows an example of buffer operation when the FTIOB pin is set to PWM mode and GRD is set as the buffer register for GRB. TRCCNT is cleared on compare match A, and the FTIOB pin outputs 1 on compare match B and 0 on compare match A.

Due to the buffer operation, the FTIOB output levels are changed and the value of buffer register GRD is transferred to GRB whenever compare match B occurs. This procedure is repeated every time compare match B occurs.





Figure 15.11 Buffer Operation Example (Output Compare)





Figures 15.12 and 15.13 show examples of the output of PWM waveforms with duty cycles of 0% and 100%.

Figure 15.12 PWM Mode Example (Initial Output Set to 0)






Figure 15.13 PWM Mode Example (Initial Output Set to 1)

### 15.3.3 PWM2 Mode Operation

In PWM2 mode, waveforms are output on the FTIOB pin when a compare match occurs on GRB or GRC. GRD functions as a buffer register for GRB by setting the BUFEB bit in TRCMR to 1. The output level of the FTIOB signal is specified by the TOB bit in TRCCR1. When TOB = 0, 1 is output on a compare match of GRC and 0 is output on a compare match of GRB. When TOB = 1, 0 is output on a compare match of GRC and 1 is output on a compare match of GRB.

Table 15.8 shows the correspondence between the pin configuration and GR registers and figure 15.14 is a block diagram in PWM2 mode.

Figures 15.15 and 15.16 show the GRD and GRB buffer operating timing in PWM2 mode.

In PWM2 mode, the value of GRD is transferred to GRB on a compare match of GRA and the counter is cleared. Note, however, that the counter is only cleared when the CCLR bit in TRCCR1 is set to 1. Moreover, when the trigger input is enabled by the TCEG1 and TCEG0 bits in TRCCR2, the value of GRD is transferred to GRB by the trigger signal and the counter is cleared. The input/output pins of timers which do not operate in PWM2 mode are only used as general I/O ports.

| Pin Name | Input/Output | Compare Match Register | Buffer Register |
|----------|--------------|------------------------|-----------------|
| FTIOA    | I/O          | Port*/TRGC             | Port*/TRGC      |
| FTIOB    | Output       | GRB                    | GRD             |
|          |              | GRC                    | —               |
| FTIOC    | I/O          | Port*                  | Port*           |
| FTIOD    | I/O          | Port*                  | Port*           |

### Table 15.8 Pin Configuration in PWM2 Mode and GR Registers

Note: \* When the port functions, clear the PMR bit on the corresponding pin to 0.






Figure 15.14 Block Diagram in PWM2 Mode




Figure 15.15 GRD and GRB Buffer Operating Timing in PWM2 Mode (1)

| φ   |                  |
|---|------------------|
| TRCCNT                                      | N X N + 1 H'0000 |
| GRA   | L                |
| GRD   | M                |
| GRB   | NM               |
| Counter clear<br>signal by trigger<br>input |                  |

Figure 15.16 GRD and GRB Buffer Operating Timing in PWM2 Mode (2)

In PWM2 mode, a pulse with arbitrary pulse width and delay time to the TRGC input can be output from the FTIOB pin

Figures 15.17 and 15.18 show these examples in PWM2 mode. In these examples, the falling edge of the TRGC input is selected by TRCCR2 (setting the TCEG1 bit to 1 and clearing the TCEG0 bit to 0), TRCCNT continues counting-up on compare match A of GRA (clearing the CSTP bit in TRCCR2 to 0), and GRD is set as the buffer register (setting the BUFEB bit in TRCMR to 1). The initial value of the output signal is set to either 0 or 1 by TRCCR1 (clearing the TOB bit to 0 or setting the TOB bit to 1), TRCCNT is cleared on compare match A (setting the CCLR bit in TRCCR1 to 1), and the waveform is output from the FTIOB pin (clearing the PWM2 bit in TRCMR to 0).

When the TOB bit in TRCCR1 is cleared to 0 with the PWM2 mode function, the input edge is ignored while the FTIOB pin is driven high. Whereas, when the TOB bit is set to 1, the input edge is ignored while the FTIOB pin is driven low. The transfer from GRD to GRB is carried out on a compare match of GRA and the TRGC input. However, if the TRGC input is canceled due to the change of the FTIOB level, the transfer from GRD to GRB is not carried out.






Figure 15.17 Example (1) of TRGC Synchronous Operation in PWM2 Mode




Figure 15.18 Example (2) of TRGC Synchronous Operation in PWM2 Mode

The following is an example of stopping operation of the counter in PWM2 mode. When the CSTP bit in TRCCR2 is set to 1 and the CCLR bit in TRCCR1 is set to 1, TRCCNT is cleared to H'0000 on a compare match with GRA and stops counting. Moreover, TRCCNT is forcibly stopped and cleared to the initial value when the CTS bit in TRCMR is cleared to 0. Figure 15.19 shows such an example when the TOB bit in TRCCR1 is cleared to 0 and set to 1.




Figure 15.19 Example of Stopping Operation of the Counter in PWM2 Mode

The following is an example of output operation of the one-shot pulse waveform in PWM2 mode. When the TRGC input is disabled by TRCCR2 (clearing the TCEG1 and TCEG0 bits to 0), TRCCNT is set to stop counting-up on compare match A with GRA (setting the CSTP bit in TRCCR2 to 1), TRCCNT is cleared on compare match A (setting the CCRL bit in TRCCR1 to 1), and the initial value of the output signal is set to 0 by TRCCR1 (clearing the TOB bit to 0), TRCCNT starts counting when the CTS bit in TRCMR is set to 1. Then, TRCCNT is cleared to H'0000 on a compare match with GRA and stops counting, and the one-shot pulse waveform is output. Figure 15.20 shows such an example.





Figure 15.20 Example (1) of Output Operation of One-Shot Pulse Waveform in PWM2 Mode

RENESAS



The following is an example of operation when TRCCNT starts counting by the TRGC input and the one-shot pulse waveform is output in PWM2 mode. When the falling edge of the TRGC input is selected by TRCCR2 (setting the TCEG1 bit to 1 and clearing the TCEG0 bit to 0), TRCCNT is set to counting-up on compare match A with GRA (setting the CSTP bit in TRCCR2 to 1), TRCCNT is cleared on compare match A (setting the CCRL bit in TRCCR1 to 1), and the initial value of the output signal is set to 0 by TRCCR1 (clearing the TOB bit to 0), TRCCNT starts counting at the falling edge of FTIOA/TRGC after the CTS bit in TRCMR has been set to 1. Then, TRCCNT is cleared to H'0000 on a compare match with GRA and stops counting, and the one-shot pulse waveform is output. Figure 15.21 shows such an example.




Figure 15.21 Example (2) of Output Operation of One-Shot Pulse Waveform in PWM2 Mode



### 15.3.4 Digital Filtering Function for Input Capture Inputs

Input signals on the FTIOA to FIOD and TRGC pin can be input via the digital filters. The digital filter includes three latches connected in series and a match detector circuit. The input signals on the FTIOA to FTIOD or TRGC pins are using on the sampling clock specified by the DFCK1 and DFCK0 bits in TRCDF. When outputs of the three latches match, the match detector circuit outputs the signal level of the input. Otherwise, the output remains unchanged. That is, when a pulse width is equal to or greater than three sampling clock cycles, the pulse is input as a signal. When a pulse width is less than three sampling clock cycles, the pulse is considered as noise to be removed.





Figure 15.22 Block Diagram of Digital Filter



# 15.3.5 A/D Conversion Start Trigger Setting Function

Timer RC can generate the A/D conversion start trigger signal on compare matches A, B, C, and D by setting the timer RC A/D conversion start trigger control register (TRCADCR). Figure 15.23 shows an example where the A/D conversion start trigger signal is set to be output on compare matches B and C.





In buffer operation, a buffer register cannot be used to generate the A/D conversion start trigger. Moreover, GRC cannot serve as a buffer register for GRA in PWM2 mode. Table 15.9 shows the A/D conversion start trigger source in each operating mode.



|                   |                         | A/D | Conversion St | art Trigger Ge | eneration |
|-------------------|-------------------------|-----|---------------|----------------|-----------|
| Operating Mode    | <b>Buffer Operation</b> | GRA | GRB           | GRC            | GRD       |
| Input capture     | Enabled                 | ×   | ×             | ×              | ×         |
|                   | Disabled                | ×   | ×             | ×              | ×         |
| Compare match     | Enabled                 | 0   | 0             | ×              | ×         |
|                   | Disabled                | 0   | 0             | 0              | 0         |
| PWM mode          | Enabled                 | 0   | 0             | ×              | ×         |
|                   | Disabled                | 0   | 0             | 0              | 0         |
| PWM2 mode Enabled |                         | 0   | 0             | 0              | ×         |
|                   | Disabled                | 0   | 0             | 0              | 0         |

# Table 15.9 A/D Conversion Start Trigger Generation in Each Operating Mode

[Legend]

O: The A/D conversion start trigger signal is generated.

 $\times$ : The A/D conversion start trigger signal is not generated.



### 15.3.6 Function of Changing Output Pins for GR

With the settings of bits IOC3 and IOD3 in TRCIOR1, pins for outputs of compare match signals for GRC and GRD can be changed from the FTIOC and FTIOD pins to the FTIOA and FTIOB pins. This means that the compare match A signal with the compare match C signal can be output on the FTIOA pin. The compare match B with the compare match D signal can be output on the FTIOB pin. Figure 15.24 is a block diagram of this function. Channel 0 and channel 1 can be set independently.




Figure 15.24 Block Diagram of Output Pins for GR

Figure 15.25 is an example when non-overlapped pulses are output on pins FTIOA and FTIOB. In this example, TRCCNT functions as a periodic counter which is cleared on compare match A (bit CCLR in TRCCR1 is set to 1), an output signal is toggled on compare match A (bits IOA2 to IOA0 in TRCIOR0 are set to B'011), the output signal on the FTIOA pin is toggled on compare match C (GRC) (bits IOC3 to IOC0 in TRCIOR1are set to B'0X11), an output signal is toggled on compare match B (GRB) (bits IOB2 to IOB0 in TRCIOR0 are set to B'011), and the output signal on the FTIOB pin is toggled on compare match D (GRD) (bits IOD3 to IOD0 in TRCIOR1 are set to B'0X11). The cycle of the pulse is arbitrary.




Figure 15.25 Example of Non-Overlapped Pulses Output on Pins FTIOA and FTIOB (TRCCNT Used)



### 15.3.7 Operation through an Event Link

Using the event link controller (ELC), timer RC can be made to operate in the following ways in relation to events occurring in other modules.

### (1) Staring Counter Operation

The start of counting operations by timer RC can be selected by ELOPA of the ELC. When the event specified by ELSR2 occur, the CTS bit in TRCMR is set to 1, which stars counting by timer RC. However, if the specified event occurs when the CTS bit has already been set to 1, the event is not effective.

### (2) Counting Event

The counting of events by timer RC can be selected by ELOPA of the ELC. When the event specified in ELSR2 occurs, event counter operation proceeds with that event as the source to drive counting, regardless of the setting of the CKS[2:0] bits in TRCCR1. When the value of the counter is read, the value read out is the actual number of input events.

### (3) Input Capture

Input capture operation of timer RC can be selected by ELOPA of the ELC. When the event specified in ELSR2 occurs, GRD captures the value of TRCCNT. When input capture operation initiated by an event link is in use, set the IOD[3:0] bits = b'1101 in TRCIOR1 of timer RC, set the CTS bit in TRCMR to 1, and then start the counter. Since input on the FTIOD pin becomes valid at the same time, fix the input to the FTIOD pin or take other measures such as not allocating the FTIOD pin to the port in the PMC, etc.



# **15.4** Operation Timing

### 15.4.1 TRCCNT Counting Timing

Figure 15.26 shows the TRCCNT count timing when the internal clock source is selected. Figure 15.27 shows the timing when the external clock source is selected.




Figure 15.26 Count Timing for Internal Clock Source




Figure 15.27 Count Timing for External Clock Source



### 15.4.2 Output Compare Output Timing

The compare match signal is generated in the last state in which TRCCNT and GR match (when TRCCNT changes from the matching value to the next value). When the compare match signal is generated, the output value selected in TRCIOR is output on the compare match output pin (FTIOA, FTIOB, FTIOC, or FTIOD).

When TRCCNT matches GR, the compare match signal is generated only after the next counter clock pulse is input.

Figure 15.28 shows the output compare timing.

| φ                       |           |  |
|-------------------------|-----------|--|
| TRCCNT input<br>clock   |           |  |
| TRCCNT                  | N X N + 1 |  |
| GRA to GRD              | N         |  |
| Compare<br>match signal |           |  |
| FTIOA to FTIOD          | χ         |  |

Figure 15.28 Output Compare Output Timing

### 15.4.3 Input Capture Timing

Input capture on the rising edge, falling edge, or both edges can be selected through settings in TRCIOR0 and TRCIOR1. Figure 15.29 shows the timing when the falling edge is selected.




Figure 15.29 Input Capture Input Signal Timing

### 15.4.4 Timing of Counter Clearing by Compare Match

Figure 15.30 shows the timing when the counter is cleared by compare match A. When the GRA value is N, the counter counts from 0 to N, and its cycle is N + 1.




Figure 15.30 Timing of Counter Clearing by Compare Match



### 15.4.5 Buffer Operation Timing

Figures 15.31 and 15.32 show the buffer operation timing.






Figure 15.31 Buffer Operation Timing (Compare Match)





### 15.4.6 Timing of IMFA to IMFD Flag Setting at Compare Match

If a general register (GRA, GRB, GRC, or GRD) matches TRCCNT, the corresponding IMFA to IMFD flag which is used as output compare register is set to 1.

The compare match signal is generated in the last state in which the values match (when TRCCNT is updated from the matching count to the next count). Therefore, when TRCCNT matches a general register (GRA, GRB, GRC, or GRD), the compare match signal is generated only after the next TRCCNT clock pulse is input.

Figure 15.33 shows the timing of the IMFA to IMFD flag setting at compare match.

| ф                     |         |
|-----------------------|---------|
| TRCCNT input<br>clock |         |
| TRCCNT                | N N + 1 |
| GRA to GRD            | N       |
| Compare match signal  |         |
| IMFA to IMFD          |         |

Figure 15.33 Timing of IMFA to IMFD Flag Setting at Compare Match



### 15.4.7 Timing of IMFA to IMFD Setting at Input Capture

The corresponding IMFA, IMFB, IMFC, or IMFD flag which functions as a general register is set to 1 when an input capture occurs. Figure 15.34 shows the timing of the IMFA to IMFD flag setting at input capture.

| φ                       |     |
|-------------------------|-----|
| Input capture<br>signal |     |
| TRCCNT                  | Ν   |
| GRA to GRD              | N N |
| IMFA to IMFD            |     |

Figure 15.34 Timing of IMFA to IMFD Flag Setting at Input Capture



### 15.4.8 Timing of Status Flag Clearing

When the CPU reads a status flag while it is set to 1, then writes 0 in the status flag, the status flag is cleared. Figure 15.35 shows the status flag clearing timing.




Figure 15.35 Timing of Status Flag Clearing by CPU



### 15.4.9 Timing of A/D Conversion Start Trigger Generation on Compare Match

Figure 15.36 shows the timing of the A/D conversion start trigger generation on compare match.




Figure 15.36 Timing of A/D Conversion Start Trigger Generation on Compare Match



# 15.5 Usage Notes

The following types of contention or operation can occur in timer RC operation.

- 1. When the digital filtering function for input is not in use, the pulse width of the input clock signal and the input capture signal must be at least three system clock ( $\phi$ ) cycles when the CKS2 to CKS0 bits in TRCCR1 = B'0XX or B'10X, and at least 3 ×  $\phi$ 40 cycles for B'110; shorter pulses will not be detected correctly.
- 2. Writing to registers is performed in the T2 state of a TRCCNT write cycle. If counter clear signal occurs in the T2 state of a TRCCNT write cycle, clearing of the counter takes priority and the write is not performed, as shown in figure 15.37. If the TRCCNT write cycle contends with the TRCCNT counting-up, writing takes precedence.
- 3. TRCCNT may erroneously count up depends on the timing of switching internal clocks. The count clock is generated by detecting the rising edge of the divided system clock (φ) when the internal clock is selected. If clocks are switched as shown in figure 15.38, the change from the low level of the previous clock to the high level of the new clock is considered as the rising edge. In this case, TRCCNT counts up the clock erroneously.
- 4. If timer RC enters the module standby mode while an interrupt is being requested, the interrupt request cannot be cleared. Before entering the module standby mode, disable interrupt requests.

| ф                       | TRCCNT write cycle |
|-------------------------|--------------------|
| Address                 | TRCCNT address     |
| Write signal            |                    |
| Counter clear<br>signal |                    |
| TRCCNT                  | N H'0000           |

Figure 15.37 Contention between TRCCNT Write and Clear






Figure 15.38 Internal Clock Switching and TRCCNT Operation

5. The TOA to TOD bits in TRCCR1 decide the output value of the FTIO pin until the first compare match occurs. Once a compare match occurs and this compare match changes the values of FTIOA to FTIOD output, the values of the FTIOA to FTIOD pin output and the values read from the TOA to TOD bits may differ. Moreover, when the writing to TRCCR1 and the generation of the compare match A to D occur at the same timing, the writing to TRCCR1 has the priority. Thus, output change due to the compare match is not reflected to the FTIOA to FTIOD pins. Therefore, when bit manipulation instruction is used to write to TRCCR1, the values of the FTIOA to FTIOD pin output may result in an unexpected result. When TRCCR1 is to be written to while compare match is operating, stop the counter once before accessing to TRCCR1, read the port H state to reflect the values of FTIOA to FTIOD output, to TOA to TOD, and then restart the counter. Figure 15.39 shows an example when the compare match and the bit manipulation instruction to TRCCR1 occur at the same timing.




Figure 15.39 When Compare Match and Bit Manipulation Instruction to TRCCR1 Occur at the Same Timing



6. When the internal \$40 clock is selected as the counter source (the CKS[2:0] bits in TRCCR1 = B'110), if any register of timer RC is to be read immediately after writing to another register in a given module, proceed with reading after having executed one NOP instruction.




Figure 15.40 Example of Flow for Reading Immediately after Writing to a Register



# Section 16 Timer RD

This LSI has two units of 16-bit timers (timer RD\_0 and timer RD\_1), each of which has two channels. Table 16.1 lists the timer RD functions, table 16.2 lists the channel configuration of timer RD, and figure 16.1 is a block diagram of the entire timer RD. Block diagrams of channels 0 and 1 are shown in figures 16.2 and 16.3.

Timer RD\_0 has the same functions as timer RD\_1. Therefore, the unit number (\_0 or \_1) is not explicitly mentioned in this section unless otherwise noted.

## 16.1 Features

- Capability to process up to eight inputs/outputs
- Eight general registers (GR): four registers for each channel Independently assignable output compare or input capture functions
- Selection of seven counter clock sources: six internal clocks ( $\phi$ ,  $\phi/2$ ,  $\phi/4$ ,  $\phi/8$ ,  $\phi/32$ , and  $\phi40M$ ) and an external clock
- Seven selectable operating modes
  - Timer mode

Output compare function (Selection of 0 output, 1 output, or toggle output)

Input capture function (Rising edge, falling edge, or both edges)

- Synchronous operation

Timer counters\_0 and \_1 (TRDCNT\_0 and TRDCNT\_1) can be written simultaneously.

Simultaneous clearing by compare match or input capture is possible.

- PWM mode

Up to six-phase PWM output can be provided with desired duty ratio.

- PWM3 mode

One-phase PWM output for non-overlapped normal and counter phases

- Reset synchronous PWM mode

Three-phase PWM output for normal and counter phases

- Complementary PWM mode

Three-phase PWM output for non-overlapped normal and counter phases

The A/D conversion start trigger can be set for PWM cycles.

- Buffer operation

The input capture register can be consisted of double buffers.

The output compare register can automatically be modified.



- High-speed access by the internal 16-bit bus 16-bit TRDCNT and GR registers can be accessed in high speed by a 16-bit bus interface
- Any initial timer output value can be set
- Output of the timer is disabled by external trigger
- Eleven interrupt sources

Four compare match/input capture interrupts and an overflow interrupt are available for each channel. An underflow interrupt can be set for channel 1.



| Item   |                  | Channel 0  | Channel 1  |  |  |  |
|--|------------------|--|--|--|--|--|
| Count clock  |                  | Internal clocks: φ, φ/2, φ/4, φ/8, φ/32, φ40M<br>External clock: FTIOA0 (TCLK) |  |  |  |  |
| General registe<br>(output compar<br>capture registe | re/input         | GRA_0, GRB_0, GRC_0, GRD_0   | GRA_1, GRB_1, GRC_1, GRD_1   |  |  |  |
| Buffer register                                      |                  | GRC_0, GRD_0   | GRC_1, GRD_1   |  |  |  |
| I/O pins   |                  | FTIOA0, FTIOB0, FTIOC0,<br>FTIOD0  | FTIOA1, FTIOB1, FTIOC1,<br>FTIOD1                                  |  |  |  |
| Counter clearing function                            |                  | Compare match/input capture of GRA_0, GRB_0, GRC_0, or GRD_0                   | Compare match/input capture of<br>GRA_1, GRB_1, GRC_1, or<br>GRD_1 |  |  |  |
| Compare  | 0 output         | Yes  | Yes  |  |  |  |
| match output   | 1 output         | Yes  | Yes  |  |  |  |
|  | Toggle<br>output | Yes  | Yes  |  |  |  |
| Input capture fu                                     | unction          | Yes  | Yes  |  |  |  |
| Synchronous o  | peration         | Yes  | Yes  |  |  |  |
| PWM mode   |                  | Yes  | Yes  |  |  |  |
| PWM3 mode  |                  | Yes  | Yes  |  |  |  |
| Reset synchron mode                                  | nous PWM         | Yes  | Yes  |  |  |  |
| Complementary PWM mode                               |                  | Yes  | Yes  |  |  |  |
| Buffer function                                      |                  | Yes  | Yes  |  |  |  |
| Interrupt sources                                    |                  | Compare match/<br>input capture A0 to D0<br>Overflow                           | Compare match/<br>input capture A1 to D1<br>Overflow<br>Underflow  |  |  |  |

# Table 16.1 Timer RD Functions (One Unit)



| Unit       | Channel                    | Pin     |
|------------|----------------------------|---------|
| Timer RD_0 | 0                          | FTIOA0  |
| (Unit 0)   |                            | FTIOB0  |
|            |                            | FTIOC0  |
|            |                            | FTIOD0  |
|            | 1                          | FTIOA1  |
|            |                            | FTIOB1  |
|            |                            | FTIOC1  |
|            |                            | FTIOD1  |
|            | Shared by channels 0 and 1 | TRDOI_0 |
| Timer RD_1 | 2                          | FTIOA2  |
| (Unit 1)   |                            | FTIOB2  |
|            |                            | FTIOC2  |
|            |                            | FTIOD2  |
|            | 3                          | FTIOA3  |
|            |                            | FTIOB3  |
|            |                            | FTIOC3  |
|            |                            | FTIOD3  |
|            | Shared by channels 2 and 3 | TRDOI_1 |

## Table 16.2 Channel Configuration of Timer RD






Figure 16.1 Timer RD (One Unit) Block Diagram






Figure 16.2 Timer RD (Channel 0) Block Diagram






Figure 16.3 Timer RD (Channel 1) Block Diagram



Table 16.3 summarizes the timer RD pins.

| <b>Table 16.3</b> | Pin Configuration | (One Unit) |
|-------------------|-------------------|------------|
|-------------------|-------------------|------------|

| Pin Name | Input/Output | Function   |
|----------|--------------|--|
| FTIOA0   | I/O          | GRA_0 output compare output, GRA_0 input capture input, or external clock input (TCLK)   |
| FTIOB0   | I/O          | GRB_0 output compare output, GRB_0 input capture input, or PWM output  |
| FTIOC0   | I/O          | GRC_0 output compare output, GRC_0 input capture input, or PWM synchronous output (in reset synchronous PWM and complementary PWM modes) |
| FTIOD0   | I/O          | GRD_0 output compare output, GRD_0 input capture input, or PWM output  |
| FTIOA1   | I/O          | GRA_1 output compare output, GRA_1 input capture input, or PWM output (in reset synchronous PWM and complementary PWM modes)             |
| FTIOB1   | I/O          | GRB_1 output compare output, GRB_1 input capture input, or PWM output  |
| FTIOC1   | I/O          | GRC_1 output compare output, GRC_1 input capture input, or PWM output  |
| FTIOD1   | I/O          | GRD_1 output compare output, GRD_1 input capture input, or PWM output  |
| TRDOI_0  | Input        | Input pin for timer output disabling signal  |

# **16.2** Register Descriptions

Timer RD has the following registers.

### Common

- Timer RD start register (TRDSTR)
- Timer RD mode register (TRDMDR)
- Timer RD PWM mode register (TRDPMR)
- Timer RD function control register (TRDFCR)
- Timer RD output master enable register 1 (TRDOER1)
- Timer RD output master enable register 2 (TRDOER2)
- Timer RD output control register (TRDOCR)
- Timer RD A/D conversion start trigger control register (TRDADCR)

# Channel 0

- Timer RD control register\_0 (TRDCR\_0)
- Timer RD I/O control register A\_0 (TRDIORA\_0)
- Timer RD I/O control register C\_0 (TRDIORC\_0)
- Timer RD status register\_0 (TRDSR\_0)
- Timer RD interrupt enable register\_0 (TRDIER\_0)
- PWM mode output level control register\_0 (POCR\_0)
- Timer RD digital filtering function select register\_0 (TRDDF\_0)
- Timer RD counter\_0 (TRDCNT\_0)
- General register A\_0 (GRA\_0)
- General register B\_0 (GRB\_0)
- General register C\_0 (GRC\_0)
- General register D\_0 (GRD\_0)



### Channel 1

- Timer RD control register\_1 (TRDCR\_1)
- Timer RD I/O control register A\_1 (TRDIORA\_1)
- Timer RD I/O control register C\_1 (TRDIORC\_1)
- Timer RD status register\_1 (TRDSR\_1)
- Timer RD interrupt enable register\_1 (TRDIER\_1)
- PWM mode output level control register\_1 (POCR\_1)
- Timer RD digital filtering function select register\_1 (TRDDF\_1)
- Timer RD counter\_1 (TRDCNT\_1)
- General register A\_1 (GRA\_1)
- General register B\_1 (GRB\_1)
- General register C\_1 (GRC\_1)
- General register D\_1 (GRD\_1)

## 16.2.1 Timer RD Start Register (TRDSTR)

|         | Address: H'FF | FFD2          |  |                |                              |                         |   |            |      |
|---------|---------------|---------------|--|----------------|------------------------------|-------------------------|---|------------|------|
|         | Bit:          | b7            | b6   | b5             | b4                           | b3                      | b2  | b1         | b0   |
|         |               | _             | —  | _              | _                            | CSTPN1                  | CSTPN0  | STR1       | STR0 |
| Value a | after reset:  | 1             | 1  | 1              | 1                            | 1                       | 1   | 0          | 0    |
| Bit     | Symbol        | Bit Na        | ame  | Descri         | ption                        |                         |   |            | R/W  |
| 7 to 4  | 1 —           | Reser         | rved   | These<br>be 1. | bits are rea                 | ad as 1. Th             | e write valu                                  | ue should  | _    |
| 3       | CSTPN1        | Chanı<br>stop | nel 1 counte   |                | nting is sto<br>)CNT_1 an    | • •                     | compare m                                     | natch of   | R/W  |
|         |               |               | 1: Counting is continued on a compare match of<br>TRDCNT_1 and GRA_1 |                |                              |                         |   |            |      |
|         |               |               |  |                |                              |                         | unting after<br>on a compa                    |            |      |
| 2       | CSTPN0        | Chanı<br>stop | nel 0 counte   |                | nting is sto<br>CNT_0 an     |                         | compare m                                     | natch of   | R/W  |
|         |               |               |  |                | nting is cor<br>CNT_0 an     |                         | a compare                                     | match of   |      |
|         |               |               |  |                |                              |                         | unting after<br>on a compa                    |            |      |
| 1       | STR1          | Chan          | nel 1 counte   | er 0: TRD      | 0: TRDCNT_1 stops counting.  |                         |   |            |      |
|         |               | start         |  | 1: TRD         | 1: TRDCNT_1 starts counting. |                         |   |            |      |
|         |               |               |  | [Setting       | [Setting conditions]         |                         |   |            |      |
|         |               |               |  | • Wh           | ien 1 is wri                 | tten in STF             | 81  |            |      |
|         |               |               |  | EL             | OPB of the                   | event link              | it is occurre<br>controller is<br>for channel | s selected |      |
|         |               |               |  | [Cleari        | ng conditio                  | ns]                     |   |            |      |
|         |               |               |  | • Wh           | ien 0 is wri                 | tten in STF             | 1 while CS                                    | STPN1 = 1  |      |
|         |               |               |  |                |                              | npare mato<br>ile CSTPN | h A1 signa<br>1 = 0                           | l is       |      |



| Bit                    | Symbol | Bit Name          | Description  | R/W |  |  |
|------------------------|--------|-------------------|--|-----|--|--|
| 0                      | STR0   | Channel 0 counter | 0: TRDCNT_0 stops counting.                          | R/W |  |  |
|                        |        | start             | 1: TRDCNT_0 starts counting.<br>[Setting conditions] |     |  |  |
|                        |        |                   |  |     |  |  |
| When 1 is written in S |        |                   | • When 1 is written in STR0                          |     |  |  |
|                        |        |                   | • When the specified event is occurred after         |     |  |  |
|                        |        |                   | ELOPA of the event link controller is selected       |     |  |  |
|                        |        |                   | counting by timer RD_0 for channel 0.                |     |  |  |
|                        |        |                   | [Clearing conditions]                                |     |  |  |
|                        |        |                   | • When 0 is written in STR0 while CSTPN0 = 1         |     |  |  |
|                        |        |                   | When the compare match A1 signal is                  |     |  |  |
|                        |        |                   | generated while CSTPN0 = 0                           |     |  |  |

```
Note: Use a MOV instruction to modify this register.
```



# 16.2.2 Timer RD Mode Register (TRDMDR)

|   | Address: H  | H'FFFFD3 |           |  |   |            |             |            |      |
|---|---|----------|-----------|--|---|------------|-------------|------------|------|
|   | Bit:  | b7       | b6        | b5   | b4  | b3         | b2          | b1         | b0   |
|   |   | BFD1     | BFC1      | BFD0   | BFC0  | _          | —           | _          | SYNC |
| Value   | after reset:  | 0        | 0         | 0  | 0   | 1          | 1           | 1          | 0    |
| Bit   | Symbo   | Bit Bit  | Name      | Descript   | ion   |            |             |            | R/W  |
| 7   | BFD1  | Buff     | •         | 0: GRD_  | 1 operates  | normally   |             |            | R/W  |
|   |   | ope      | ration D1 | 1: GRB_ <sup>-</sup><br>operati                              |   | _1 are use | ed together | for buffer |      |
| 6   | BFC1  | Buff     | •         | 0: GRC_  | 1 operates  | normally   |             |            | R/W  |
|   |   | ope      | ration C1 | 1: GRA_1 and GRC_1 are used together for buffer<br>operation |   |            |             |            |      |
| 5   | 5 BFD0 Buffer   |          |           |  | 0: GRD_0 operates normally                                |            |             |            | R/W  |
|   |   | ope      | ration D0 | 1: GRB_0 and GRD_0 are used together for buffer<br>operation |   |            |             |            |      |
| 4   | BFC0  | Buff     | •••       | 0: GRC_0 operates normally                                   |   |            |             |            | R/W  |
|   |   | ope      | ration C0 |  | 1: GRA_0 and GRC_0 are used together for buffer operation |            |             |            |      |
| 3 to  | 1 —   | Res      | erved     | These bit<br>1.  | s are read  | as 1. The  | write value | should be  |      |
| 0   | 0 SYNC Timer 0: TRDCNT_1 a synchronization independent t          |          |           |  | _   | _          | ) operate a | S          | R/W  |
| 1: TRDCNT_1 and TRDCNT_0 opera<br>synchronously |   |          |           |  | ) operate   |            |             |            |      |
|   | TRDCNT_1 and TRDCNT_0 can be pre-set or<br>cleared synchronously. |          |           |  |   |            |             |            |      |



### 16.2.3 Timer RD PWM Mode Register (TRDPMR)

|       | Address: H'F                               | FFFD4 |        |                                |            |           |            |           |       |
|-------|--|-------|--------|--------------------------------|------------|-----------|------------|-----------|-------|
|       | Bit:                                       | b7    | b6     | b5                             | b4         | b3        | b2         | b1        | b0    |
|       |  | _     | PWMD1  | PWMC1                          | PWMB1      | —         | PWMD0      | PWMC0     | PWMB0 |
| Value | after reset:                               | 1     | 0      | 0                              | 0          | 1         | 0          | 0         | 0     |
| Bit   | Symbol                                     | Bit   | Name   | Descripti                      | ion        |           |            |           | R/W   |
| 7     | _  | Res   | erved  | This bit is                    | read as 1. | The write | value shou | uld be 1. | _     |
| 6     | PWMD1                                      | PW    | M mode | 0: FTIOD                       | 1 operates | normally  |            |           | R/W   |
|       |  | D1    |        | 1: FTIOD                       |            |           |            |           |       |
| 5     | PWMC1                                      | PW    | M mode | 0: FTIOC1 operates normally    |            |           |            |           | R/W   |
|       |  | C1    |        | 1: FTIOC                       |            |           |            |           |       |
| 4     | PWMB1                                      | PW    | M mode | 0: FTIOB                       | 1 operates | normally  |            |           | R/W   |
|       |  | B1    |        | 1: FTIOB                       |            |           |            |           |       |
| 3     | _  | Res   | erved  | This bit is                    | read as 1. | The write | value shou | uld be 1. |       |
| 2     | PWMD0                                      |       | M mode | 0: FTIOD0 operates normally    |            |           |            |           | R/W   |
|       |  | D0    |        | 1: FTIOD0 operates in PWM mode |            |           |            |           |       |
| 1     | PWMC0                                      |       | M mode | 0: FTIOC0 operates normally    |            |           |            |           | R/W   |
|       |  | C0    |        | 1: FTIOC0 operates in PWM mode |            |           |            |           |       |
| 0     | PWMB0 PWM mode 0: FTIOB0 operates normally |       |        |                                |            |           |            | R/W       |       |
|       |  | B0    |        | 1: FTIOB                       |            |           |            |           |       |
|       |  |       |        |                                |            |           |            |           |       |

|  | Address: H'  | FFFFD5       |                      |  |                           |             |             |           |        |
|--|--|--------------|----------------------|--|---------------------------|-------------|-------------|-----------|--------|
|  | Bit:   | b7           | b6                   | b5   | b4                        | b3          | b2          | b1        | b0     |
|  |  | PWM3         | STCLK                | ADEG   | ADTRG                     | OLS1        | OLS0        | CME       | D[1:0] |
| Value  | after reset:   | 1            | 0                    | 0  | 0                         | 0           | 0           | 0         | 0      |
| Bit  | Symbol   | Bit          | Name                 | Descript   | ion                       |             |             |           | R/W    |
| 7  | PWM3   |              | M3 mode              | 0: PWM3  | mode is se                | elected     |             |           | R/W    |
|  |  | sele         | ct                   | 1: PWM3  | mode is no                | ot selected | *1          |           |        |
| 6  | STCLK  |              | ernal clock          | 0: Extern  | al clock inp              | ut is disab | led         |           | R/W    |
|  |  | input select |                      | 1: Extern  |                           |             |             |           |        |
| 5  | ADEG A/D trigger 0: The A/D trigger si<br>edge select TRDCNT_0 match<br>PWM mode |              |                      |  |                           | •           |             |           | R/W    |
| 1: The A/D trigger sign<br>TRDCNT_1 underflo<br>mode |  |              |                      |  |                           | •           |             |           |        |
| 4  | ADTRG  |              | ernal<br>Jer disable |  | gger for PV<br>ementary P |             |             | in        | R/W    |
|  |  |              |                      | 1: A/D trig<br>comple                                  |                           |             |             |           |        |
| 3  | OLS1 Output level  |              |                      | 0: Initial output is high and the active level is low. |                           |             |             |           | R/W    |
|  |  | sele         | ct 1                 | 1: Initial c   |                           |             |             |           |        |
| 2  | OLS0   |              | out level            | 0: Initial c   | output is hig             | gh and the  | active leve | l is low. | R/W    |
|  |  | select 0     |                      | 1: Initial output is low and the active level is high. |                           |             |             |           |        |

# 16.2.4 Timer RD Function Control Register (TRDFCR)



| Bit  | Symbol   | Bit Name  | Description  | R/W |
|------|----------|---|--|-----|
| 1, 0 | CMD[1:0] | Combination   | 00: Channel 0 and channel 1 operate normally   | R/W |
|      |          | mode 1 and 0  | 01: Channel 0 and channel 1 are used together to<br>operate in reset synchronous PWM mode  |     |
|      |          |   | 10: Channel 0 and channel 1 are used together to<br>operate in complementary PWM mode<br>(transferred when TRDCNT_0 matches GRA_0)   |     |
|      |          | <ol> <li>Channel 0 and channel 1 are used together to<br/>operate in complementary PWM mode<br/>(transferred when TRDCNT_1 underflows)</li> </ol> |  |     |
|      |          |   | Note: When the reset synchronous PWM mode or<br>complementary PWM mode is selected by<br>these bits, this setting has the priority to the<br>settings for PWM mode by each bit in<br>TRDPMR. Stop TRDCNT_0 and TRDCNT_1<br>before making settings for reset synchronous<br>PWM mode or complementary PWM mode. |     |

Notes: 1. This bit is valid when both bits CMD1 and CMD0 are cleared to 0. When PWM3 mode is selected, TRDPMR, TRDIORA, and TRDIORC are invalid.


- 2. The A/D converter registers should be set so that A/D conversion is started by an external trigger.
- OLS1 bit (output level select 1)


This bit selects the output level for counter phase in reset synchronous PWM mode and complementary PWM mode.

• OLS0 bit (output level select 0)

This bit selects the output level for normal phase in reset synchronous PWM mode and complementary PWM mode.







### 16.2.5 Timer RD Output Master Enable Register 1 (TRDOER1)

| Address: H         | Address: H'FFFFD6 |     |     |     |     |     |     |     |  |  |
|--------------------|-------------------|-----|-----|-----|-----|-----|-----|-----|--|--|
| Bit:               | b7                | b6  | b5  | b4  | b3  | b2  | b1  | b0  |  |  |
|                    | ED1               | EC1 | EB1 | EA1 | ED0 | EC0 | EB0 | EA0 |  |  |
| Value after reset: | 1                 | 1   | 1   | 1   | 1   | 1   | 1   | 1   |  |  |

| Bit | Symbol | Bit Name            | Description  | R/W |
|-----|--------|---------------------|--|-----|
| 7   | ED1    | Master enable<br>D1 | 0: FTIOD1 pin output is enabled according to the<br>TRDPMR, TRDFCR, and TRDIORC_1 settings   | R/W |
|     |        |                     | 1: FTIOD1 pin output is disabled regardless of the TRDMR, TRDFCR, and TRDIORC_1 settings (FTIOD1 pin is operated as an I/O port).  |     |
| 6   | EC1    | Master enable<br>C1 | 0: FTIOC1 pin output is enabled according to the<br>TRDPMR, TRDFCR, and TRDIORC_1 settings   | R/W |
|     |        |                     | 1: FTIOC1 pin output is disabled regardless of the TRDPMR, TRDFCR, and TRDIORC_1 settings (FTIOC1 pin is operated as an I/O port). |     |

RENESAS

| Bit | Symbol | Bit Name            | Description  | R/W |
|-----|--------|---------------------|--|-----|
| 5   | EB1    | Master enable<br>B1 | 0: FTIOB1 pin output is enabled according to the<br>TRDPMR, TRDFCR, and TRDIORA_1 settings   | R/W |
|     |        |                     | 1: FTIOB1 pin output is disabled regardless of the TRDPMR, TRDFCR, and TRDIORA_1 settings (FTIOB1 pin is operated as an I/O port). |     |
| 4   | EA1    | Master enable<br>A1 | 0: FTIOA1 pin output is enabled according to the<br>TRDPMR, TRDFCR, and TRDIORA_1 settings   | R/W |
|     |        |                     | 1: FTIOA1 pin output is disabled regardless of the TRDPMR, TRDFCR, and TRDIORA_1 settings (FTIOA1 pin is operated as an I/O port). |     |
| 3   | ED0    | Master enable<br>D0 | 0: FTIOD0 pin output is enabled according to the<br>TRDPMR, TRDFCR, and TRDIORC_0 settings   | R/W |
|     |        |                     | 1: FTIOD0 pin output is disabled regardless of the TRDPMR, TRDFCR, and TRDIORC_0 settings (FTIOD0 pin is operated as an I/O port). |     |
| 2   | EC0    | Master enable<br>C0 | 0: FTIOC0 pin output is enabled according to the<br>TRDPMR, TRDFCR, and TRDIORC_0 settings   | R/W |
|     |        |                     | 1: FTIOC0 pin output is disabled regardless of the TRDPMR, TRDFCR, and TRDIORC_0 settings (FTIOC0 pin is operated as an I/O port). |     |
| 1   | EB0    | Master enable<br>B0 | 0: FTIOB0 pin output is enabled according to the<br>TRDPMR, TRDFCR, and TRDIORA_0 settings   | R/W |
|     |        |                     | 1: FTIOB0 pin output is disabled regardless of the TRDPMR, TRDFCR, and TRDIORA_0 settings (FTIOB0 pin is operated as an I/O port). |     |
| 0   | EA0    | Master enable<br>A0 | 0: FTIOA0 pin output is enabled according to the<br>TRDPMR, TRDFCR, and TRDIORA_0 settings   | R/W |
|     |        |                     | 1: FTIOA0 pin output is disabled regardless of the TRDPMR, TRDFCR, and TRDIORA_0 settings (FTIOA0 pin is operated as an I/O port). |     |

TRDOER1 enables/disables the outputs for channel 0 and channel 1. When  $\overline{\text{TRDOI}}$  is selected for inputs, if a low level signal is input to  $\overline{\text{TRDOI}}$ , the bits in TRDOER1 are set to 1 to disable the output for timer RD.

RENESAS

|                      | Address: H | l'FFFFD7 |   |                 |   |           |             |           |     |  |
|----------------------|------------|----------|---|-----------------|---|-----------|-------------|-----------|-----|--|
|                      | Bit:       | b7       | b6  | b5              | b4  | b3        | b2          | b1        | b0  |  |
|                      | [          | PTO      | —   | —               | —   | _         | —           | —         | —   |  |
| Value after reset: 0 |            | 0        | 1   | 1               | 1   | 1         | 1           | 1         | 1   |  |
| Bit                  | Symbo      | I Bit    | Name  | Descript        | ion   |           |             |           | R/W |  |
| 7                    | ΡΤΟ        |          | er output<br>bled mode  |                 | 0: The corresponding bit in TRDOER1 is not set to 1 F<br>when the low level is input to the TRDOI pin |           |             |           |     |  |
|                      |            |          | 1: The corresponding bit in TRDOER1 is set to 1<br>when the low level is input to the TRDOI pin |                 |   |           |             |           |     |  |
| 6 to (               | D —        | Res      | erved   | These bit<br>1. | s are read  | as 1. The | write value | should be | _   |  |

### Timer RD Output Master Enable Register 2 (TRDOER2) 16.2.6

#### 16.2.7 Timer RD Output Control Register (TRDOCR)

| Address: H'FFFFD8 |                     |                           |                                |                                |                                |           |      |      |      |  |
|-------------------|---------------------|---------------------------|--------------------------------|--------------------------------|--------------------------------|-----------|------|------|------|--|
|                   | Bit:                | b7                        | b6                             | b5                             | b4                             | b3        | b2   | b1   | b0   |  |
|                   |                     | TOD1                      | TOC1                           | TOB1                           | TOA1                           | TOD0      | TOC0 | TOB0 | TOA0 |  |
| Value a           | after reset:        | 0                         | 0                              | 0                              | 0                              | 0         | 0    | 0    | 0    |  |
| Bit               | Bit Symbol Bit Name |                           |                                | Descripti                      | on                             |           |      |      | R/W  |  |
| 7                 | TOD1                |                           | out level                      | 0: 0 outpu                     | it at the FT                   | IOD1 pin* |      |      | R/W  |  |
|                   |                     | sele                      | ct D1                          | 1: 1 outpu                     |                                |           |      |      |      |  |
| 6                 | 6 TOC1 Output level |                           | 0: 0 output at the FTIOC1 pin* |                                |                                |           |      | R/W  |      |  |
|                   |                     | select C1                 |                                | 1: 1 outpu                     |                                |           |      |      |      |  |
| 5                 | TOB1                | Output Level<br>Select B1 |                                | 0: 0 output at the FTIOB1 pin* |                                |           |      |      | R/W  |  |
|                   |                     |                           |                                | 1: 1 outpu                     |                                |           |      |      |      |  |
| 4                 | TOA1 Output level   |                           |                                | 0: 0 outpu                     |                                | R/W       |      |      |      |  |
|                   | select A1           |                           |                                |                                | 1: 1 output at the FTIOA1 pin* |           |      |      |      |  |
| 3                 | TOD0                |                           | out level                      | 0: 0 outpu                     |                                | R/W       |      |      |      |  |
|                   |                     | select D0                 |                                | 1: 1 output at the FTIOD0 pin* |                                |           |      |      |      |  |

Rev. 1.00 Oct. 03, 2008 Page 513 of 962 RENESAS

| Bit | Symbol | Bit Name                  | Description   | R/W |  |  |  |
|-----|--------|---------------------------|---|-----|--|--|--|
| 2   | TOC0   | Output level              | el 0: 0 output at the FTIOC0 pin*   |     |  |  |  |
|     |        | select C0                 | 1: 1 output at the FTIOC0 pin*  |     |  |  |  |
| 1   | TOB0   | Output level<br>select B0 | <ul> <li>In modes other than PWM3 mode</li> <li>0: 0 output at the FTIOB0 pin*</li> <li>1: 1 output at the FTIOB0 pin*</li> <li>In PWM3 mode</li> <li>0: 1 output at the FTIOB0 pin on GRB_1 compare match and 0 output at the FTIOB0 pin on GRB_0 compare match</li> <li>1: 0 output at the FTIOB0 pin on GRB_1 compare match and 1 output at the FTIOB0 pin on GRB_0 compare match</li> </ul> |     |  |  |  |
| 0   | ΤΟΑΟ   | Output level<br>select A0 | <ul> <li>In modes other than PWM3 mode</li> <li>0: 0 output at the FTIOA0 pin*</li> <li>1: 1 output at the FTIOA0 pin*</li> <li>In PWM3 mode</li> <li>0: 1 output at the FTIOB0 pin on GRA_1 compare match and 0 output at the FTIOB0 pin on GRA_0 compare match</li> <li>1: 0 output at the FTIOB0 pin on GRA_1 compare match and 1 output at the FTIOB0 pin on GRA_0 compare match</li> </ul> |     |  |  |  |

Section 16 Timer RD

Note: \* The change of the setting is immediately reflected in the output value.

TRDOCR selects the initial outputs before the first occurrence of a compare match. Note that bits OLS1 and OLS0 in TRDFCR set these initial outputs in reset synchronous PWM mode and complementary PWM mode.

In PWM3 mode, TRDOCR selects the output level of the FTIOA0 and FTIOB0 pins.



### 16.2.8 Timer RD A/D Conversion Start Trigger Control Register (TRDADCR)


|       | Address:     | H'FFFFC | 9             |                              |                    |             |               |          |          |          |
|-------|--------------|---------|---------------|------------------------------|--------------------|-------------|---------------|----------|----------|----------|
|       | Bit:         | b7      |               | b6                           | b5                 | b4          | b3            | b2       | b1       | b0       |
|       |              | ADTRG   | D1E           | ADTRGC1E                     | ADTRGB1E           | TDTRGA1E    | ADTRGD0E      | ADTRGC0E | ADTRGB0E | ADTRGA0E |
| Value | after reset: | 0       |               | 0                            | 0                  | 0           | 0             | 0        | 0        | 0        |
| Bit   | Symbo        | ol      | Bit N         | Name                         | Descrip            | tion        |               |          |          | R/W      |
| 7     | ADTRO        |         | conv<br>start | version<br>trigger<br>enable | compa<br>1: A/D co | are match o | start trigger | -        | -        | R/W      |
| 6     | ADTRO        |         | conv<br>start | version<br>trigger<br>enable | compa<br>1: A/D co | are match o | start trigger | -        | -        | R/W      |
| 5     | ADTRO        |         | conv          | version<br>trigger B1<br>ble | compa<br>1: A/D co | are match o | start trigger | -        | -        | R/W      |
| 4     | ADTRO        |         | conv          | version<br>trigger A1<br>ble | compa<br>1: A/D co | are match o | start trigger | -        | -        | R/W      |
| 3     | ADTRO        |         | conv<br>start | version<br>trigger<br>enable | compa<br>1: A/D co | are match o | start trigger | Ū        | -        | R/W      |
| 2     | ADTRO        |         | conv<br>start | version<br>trigger<br>enable | compa<br>1: A/D co | are match o | start trigger | -        | -        | R/W      |
| 1     | ADTRO        |         | conv          | version<br>trigger B0<br>ble | compa<br>1: A/D co | are match o | start trigger | Ū        | -        | R/W      |



| Bit | Symbol   | Bit Name   | Description  | R/W |
|-----|----------|------------|--|-----|
| 0   | ADTRGA0E | conversion | <ul> <li>0: A/D conversion start trigger is not generated by compare match of GRA_0</li> <li>1: A/D conversion start trigger is generated by compare match of GRA_0</li> </ul> | R/W |

TRDADCR selects the trigger source to start A/D conversion. A/D conversion start trigger is generated by a corresponding compare match.

#### 16.2.9 Timer RD Counter (TRDCNT)



Timer RD has two TRDCNT counters (TRDCNT\_0 and TRDCNT\_1), one for each channel. The TRDCNT counters are 16-bit readable/writable registers that increment/decrement according to input clocks. Input clocks can be selected by bits TPSC2 to TPSC0 in TRDCR. TRDCNT\_0 and TRDCNT\_1 increment/decrement in complementary PWM mode while they only increment in other modes.

The TRDCNT counters are initialized to H'0000 by compare matches with corresponding GRA, GRB, GRC, or GRD, or input captures to GRA, GRB, GRC, or GRD (counter clearing function). When the TRDCNT counters overflow, an OVF flag in TRDSR for the corresponding channel is set to 1. When TRDCNT\_1 underflows, an UDF flag in TRDSR is set to 1. The TRDCNT counters cannot be accessed in 8-bit units; they must always be accessed as a 16-bit unit.



# 16.2.10 General Registers A, B, C, and D (GRA, GRB, GRC, and GRD)

| GRA                |        |          |       |     |     |     |    |    |    |    |    |    |    |    |    |    |
|--------------------|--------|----------|-------|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|
| Address:           | H'FFFF | FB2, H'F | FFFBC |     |     |     |    |    |    |    |    |    |    |    |    |    |
| Bit:               | b15    | b14      | b13   | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|                    |        |          |       |     |     |     |    |    |    |    |    |    |    |    |    |    |
| Value after reset: | 1      | 1        | 1     | 1   | 1   | 1   | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
|                    |        |          |       |     |     |     |    |    |    |    |    |    |    |    |    |    |
| GRB                |        |          |       |     |     |     |    |    |    |    |    |    |    |    |    |    |
| Address:           | H'FFFF | FB4, H'F | FFFBE |     |     |     |    |    |    |    |    |    |    |    |    |    |
| Bit:               | b15    | b14      | b13   | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|                    |        |          |       |     |     |     |    |    |    |    |    |    |    |    |    |    |
| Value after reset: | 1      | 1        | 1     | 1   | 1   | 1   | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
|                    |        |          |       |     |     |     |    |    |    |    |    |    |    |    |    |    |
| GRC                |        |          |       |     |     |     |    |    |    |    |    |    |    |    |    |    |
| Address:           | H'FFFF | FB6, H'F | FFFC0 |     |     |     |    |    |    |    |    |    |    |    |    |    |
| Bit:               | b15    | b14      | b13   | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|                    |        |          |       |     |     |     |    |    |    |    |    |    |    |    |    |    |
| Value after reset: | 1      | 1        | 1     | 1   | 1   | 1   | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
|                    |        |          |       |     |     |     |    |    |    |    |    |    |    |    |    |    |
| GRD                |        |          |       |     |     |     |    |    |    |    |    |    |    |    |    |    |
| Address:           |        |          |       |     |     |     |    |    |    |    |    |    |    |    |    |    |
| Bit:               | b15    | b14      | b13   | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|                    |        |          |       |     |     |     |    |    |    |    |    |    |    |    |    |    |
| Value after reset: | 1      | 1        | 1     | 1   | 1   | 1   | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |



GR are 16-bit registers. Timer RD has eight general registers (GR), four for each channel. The GR registers are dual function 16-bit readable/writable registers, functioning as either output compare or input capture registers. Functions can be switched by TRDIORA and TRDIORC.

The values in GR and TRDCNT are constantly compared with each other when the GR registers are used as output compare registers. When the both values match, the IMFA to IMFD flags in TRDSR are set to 1. Compare match outputs can be selected by TRDIORA and TRDIORC.

When the GR registers are used as input capture registers, the TRDCNT value is stored after detecting external signals. At this point, IMFA to IMFD flags in the corresponding TRDSR are set to 1. Detection edges for input capture signals can be selected by TRDIORA and TRDIORC.

When PWM mode, complementary PWM mode, or reset synchronous PWM mode is selected, the values in TRDIORA and TRDIORC are ignored. Upon reset, the GR registers are set as output compare registers (no output) and initialized to H'FFFF. The GR registers cannot be accessed in 8-bit units; they must always be accessed as a 16-bit unit.



|   | Address:               | H'FFFI | =CA, H'F  | FFFD1      |   |                     |             |           |             |     |  |  |
|---|------------------------|--------|---|------------|---|---------------------|-------------|-----------|-------------|-----|--|--|
|   | Bit:                   | b      | 7   | b6         | b5  | b4                  | b3          | b2        | b1          | b0  |  |  |
|   |                        |        |   | CCLR[2:0]  |   | CKE                 | G[1:0]      |           | TPSC[2:0]   |     |  |  |
| Value a   | /alue after reset: 0 0 |        | 0   | 0          | 0   | 0                   | 0           | 0         |             |     |  |  |
| Bit   | Symbo                  | ol –   | Bit N   | ame        | Descript  | ion                 |             |           |             | R/W |  |  |
| 7 to 5  | 5 CCLR[2               | 2:0]   |   | iter clear | 000: Disa   | ables TRD0          | CNT clearir | ng        |             | R/W |  |  |
|   |                        |        | 2 to (  | )          |   | ars TRDCN<br>ture*1 | IT by GRA   | compare r | natch/input |     |  |  |
| 010: Clears TRDCNT by GRB compare match/input capture*1 |                        |        |   |            |   |                     |             |           |             |     |  |  |
|   |                        |        | 011: Synchronization clear; Clears TRDCNT in<br>synchronous with counter clearing of the other<br>channel's timer* <sup>2</sup> |            |   |                     |             |           |             |     |  |  |
|   |                        |        |   |            | 100: Disa   | ables TRD0          | CNT clearir | ng        |             |     |  |  |
|   |                        |        |   |            |   | ars TRDCN<br>ture*1 | IT by GRC   | compare r | match/input |     |  |  |
|   |                        |        |   |            |   | ars TRDCN<br>ture*1 | IT by GRD   | compare r | match/input |     |  |  |
|   |                        |        |   |            | 111: Synchronization clear; Clears TRDCNT in synchronous with counter clearing of the other channel's timer* <sup>2</sup> |                     |             |           |             |     |  |  |
| 4, 3  | CKEG[                  | 1:0]   |   | k edge     | 00: Coun  | t at rising e       | edge        |           |             | R/W |  |  |
|   |                        |        | 1 and   | 0 1        | 01: Coun  | t at falling        | edge        |           |             |     |  |  |
|   |                        |        |   |            | 1X: Cour  | it at both e        | dges        |           |             |     |  |  |

# 16.2.11 Timer RD Control Register (TRDCR)



| Bit    | Symbol                        | Bit Name            | Description  | R/W |
|--------|-------------------------------|---------------------|--|-----|
| 2 to 0 | TPSC[2:0]                     | Time                | 000: Internal clock: count by $\phi$                     | R/W |
|        | * <sup>3</sup> * <sup>4</sup> | prescaler 2 to<br>0 | 001: Internal clock: count by $\phi/2$                   |     |
|        |                               | 0                   | 010: Internal clock: count by $\phi/4$                   |     |
|        |                               |                     | 011: Internal clock: count by \phi/8                     |     |
|        |                               |                     | 100: Internal clock: count by \phi/32                    |     |
|        |                               |                     | 101: External clock: count by FTIOA0 (TCLK) pin<br>input |     |
|        |                               |                     | 110: Internal clock: count by $\phi 40M$                 |     |
|        |                               |                     | 111: Reserved (setting prohibited)                       |     |

#### [Legend]

#### X: Don't care

- Notes: 1. When GR functions as an output compare register, TRDCNT is cleared by compare match. When GR functions as input capture, TRDCNT is cleared by input capture.
  - 2. Synchronous operation is set by TRDMDR.
  - If the internal \u03c6/40 clock is selected, the high-speed on-chip oscillator must be operating. As long as the internal \u03c640 clock is selected, do not stop the high-speed onchip oscillator. When the counter clock is switched over, the counter should be halted.
  - 4. When the internal \u00f640 clock is selected, restrictions on access to registers are applied. For details, see section 16.5, Usage Notes. (11) Restrictions on Access to Registers when Internal \u00f640 Clock is Selected as Counter Clock.

TRDCR selects a TRDCNT counter clock, an edge when an external clock is selected, and counter clearing sources. Timer RD has a total of two TRDCR registers, one for each channel.


# 16.2.12 Timer RD I/O Control Registers (TRDIORA and TRDIORC)

#### • TRDIORA

| Address: H'FFFFC5, H'FFFFCC           |    |    |    |    |    |      |          |       |  |  |  |  |
|---------------------------------------|----|----|----|----|----|------|----------|-------|--|--|--|--|
| Bit:                                  | b7 | b6 | b5 | b4 | b3 | b2   | b1       | b0    |  |  |  |  |
| — IOB2 IOB[1:0]                       |    |    |    |    | —  | IOA2 | IOA[1:0] |       |  |  |  |  |
| Value after reset:                    | 1  | 0  | 0  | 0  | 1  | 0    | 0        | 0     |  |  |  |  |
| • TRDIORC                             |    |    |    |    |    |      |          |       |  |  |  |  |
| Address: H'FFFFD6, H'FFFFCD           |    |    |    |    |    |      |          |       |  |  |  |  |
| Bit:                                  | b7 | b6 | b5 | b4 | b3 | b2   | b1       | b0    |  |  |  |  |
| IOD3 IOD2 IOD[1:0] IOC3 IOC2 IOC[1:0] |    |    |    |    |    |      |          | [1:0] |  |  |  |  |
| Value after reset:                    | 2  | 0  | 0  | 0  | 1  | 0    | 0        | 0     |  |  |  |  |

#### • TRDIORA

| Bit  | Symbol   | Bit Name       | Description  | R/W |
|------|----------|----------------|--|-----|
| 7    | _        | Reserved       | This bit is read as 1. The write value should be 1.                      |     |
| 6    | IOB2     | I/O control B2 | Selects the GRB function.  | R/W |
|      |          |                | 0: GRB functions as an output compare register                           |     |
|      |          |                | 1: GRB functions as an input capture register                            |     |
| 5, 4 | IOB[1:0] | I/O control B1 | When IOB2 = 0,   | R/W |
|      |          | and B0         | 00: No output at compare match   |     |
|      |          |                | 01: 0 output to the FTIOB pin at GRB compare<br>match                    |     |
|      |          |                | 10: 1 output to the FTIOB pin at GRB compare<br>match                    |     |
|      |          |                | 11: Output toggles to the FTIOB pin at GRB compare<br>match              |     |
|      |          |                | When IOB2 = 1,   |     |
|      |          |                | 00: Input capture to GRB at rising edge at the FTIOB pin                 |     |
|      |          |                | 01: Input capture to GRB at falling edge at the FTIOB pin                |     |
|      |          |                | 1X: Input capture to GRB at rising and falling edges<br>at the FTIOB pin |     |



| Bit  | Symbol   | Bit Name       | Description  | R/W |
|------|----------|----------------|--|-----|
| 3    | _        | Reserved       | This bit is read as 1. The write value should be 1.                      | _   |
| 2    | IOA2     | I/O control A2 | Selects the GRA function.  | R/W |
|      |          |                | 0: GRA functions as an output compare register                           |     |
|      |          |                | 1: GRA functions as an input capture register                            |     |
| 1, 0 | IOA[1:0] | I/O control A1 | When IOA2 = 0,   | R/W |
|      |          | and A0         | 00: No output at compare match   |     |
|      |          |                | 01: 0 output to the FTIOA pin at GRA compare<br>match                    |     |
|      |          |                | 10: 1 output to the FTIOA pin at GRA compare<br>match                    |     |
|      |          |                | 11: Output toggles to the FTIOA pin at GRA compare<br>match              |     |
|      |          |                | When IOA2 = 1,   |     |
|      |          |                | 00: Input capture to GRA at rising edge at the FTIOA pin                 |     |
|      |          |                | 01: Input capture to GRA at falling edge at the FTIOA pin                |     |
|      |          |                | 1X: Input capture to GRA at rising and falling edges<br>at the FTIOA pin |     |

[Legend]

X: Don't care.

Notes: 1. When a GR register functions as a buffer register for a paired GR register, the settings in the IOA2 and IOB2 bits in TRDIORA and the IOC2 and IOD2 bits in TRDIORC of both registers should be the same. The IOA3 bit exists only in TRDIORA\_0.

2. In PWM mode, PWM3 mode, complementary PWM mode, and reset synchronous PWM mode, the settings of TRDIORA are invalid.

TRDIORA selects whether GRA or GRB is used as an output compare register or an input capture register. When an output compare register is selected, the output setting is selected. When an input capture register is selected, an input edge of an input capture signal is selected. TRDIORA also selects the function of FTIOA or FTIOB pin.



### TRDIORC

| Bit  | Symbol   | Bit Name       | Description  |     |  |  |  |
|------|----------|----------------|--|-----|--|--|--|
| 7    | IOD3     | I/O control D3 | Specifies GRD to be used as GR for the FTIOB or FTIOD pin.               | R/W |  |  |  |
|      |          |                | 0: GRD is used as GR for the FTIOB pin                                   |     |  |  |  |
|      |          |                | 1: GRD is used as GR for the FTIOD pin                                   |     |  |  |  |
| 6    | IOD2     | I/O control D2 | Selects the GRD function.  | R/W |  |  |  |
|      |          |                | 0: GRD functions as an output compare register                           |     |  |  |  |
|      |          |                | 1: GRD functions as an input capture register                            |     |  |  |  |
| 5, 4 | IOD[1:0] | I/O control D1 | When IOD3 = 0,   | R/W |  |  |  |
|      |          | and D0         | 00: No output at compare match   |     |  |  |  |
|      |          |                | 01: 0 output to the FTIOB pin at GRD compare<br>match                    |     |  |  |  |
|      |          |                | 10: 1 output to the FTIOB pin at GRD compare<br>match                    |     |  |  |  |
|      |          |                | 11: Output toggles to the FTIOB pin at GRD compare<br>match              |     |  |  |  |
|      |          |                | When $IOD3 = 1$ and $IOD2 = 0$ ,   |     |  |  |  |
|      |          |                | 00: No output at compare match   |     |  |  |  |
|      |          |                | 01: 0 output to the FTIOD pin at GRD compare<br>match                    |     |  |  |  |
|      |          |                | 10: 1 output to the FTIOD pin at GRD compare<br>match                    |     |  |  |  |
|      |          |                | 11: Output toggles to the FTIOD pin at GRD<br>compare match              |     |  |  |  |
|      |          |                | When IOD3 = 1 and IOD2 = 1,  |     |  |  |  |
|      |          |                | 00: Input capture to GRD at rising edge at the FTIOD pin                 |     |  |  |  |
|      |          |                | 01: Input capture to GRD at falling edge at the<br>FTIOD pin             |     |  |  |  |
|      |          |                | 1X: Input capture to GRD at rising and falling edges<br>at the FTIOD pin |     |  |  |  |
| 3    | IOC3     | I/O control C3 | Specifies GRC to be used as GR for the FTIOA or FTIOC pin.               | R/W |  |  |  |
|      |          |                | 0: GRC is used as GR for the FTIOA pin                                   |     |  |  |  |
|      |          |                | 1: GRC is used as GR for the FTIOC pin                                   |     |  |  |  |



| Section 16 Timer RL | Section | 16 | Timer R | ) |
|---------------------|---------|----|---------|---|
|---------------------|---------|----|---------|---|

| Bit  | Symbol   | Bit Name       | Description  | R/W |  |  |  |  |
|------|----------|----------------|--|-----|--|--|--|--|
| 2    | IOC2     | I/O control C2 | Selects the GRC function.  | R/W |  |  |  |  |
|      |          |                | 0: GRC functions as an output compare register                           |     |  |  |  |  |
|      |          |                | 1: GRC functions as an input capture register                            |     |  |  |  |  |
| 1, 0 | IOC[1:0] | I/O control C1 | When IOC3 = 0,   | R/W |  |  |  |  |
|      |          | and C0         | 00: No output at compare match   |     |  |  |  |  |
|      |          |                | 01: 0 output to the FTIOA pin at GRC compare<br>match                    |     |  |  |  |  |
|      |          |                | 10: 1 output to the FTIOA pin at GRC compare<br>match                    |     |  |  |  |  |
|      |          |                | 11: Output toggles to the FTIOA pin at GRC compare<br>match              |     |  |  |  |  |
|      |          |                | When $IOC3 = 1$ and $IOC2 = 0$ ,   |     |  |  |  |  |
|      |          |                | 00: No output at compare match   |     |  |  |  |  |
|      |          |                | 01: 0 output to the FTIOC pin at GRC compare<br>match                    |     |  |  |  |  |
|      |          |                | 10: 1 output to the FTIOC pin at GRC compare<br>match                    |     |  |  |  |  |
|      |          |                | 11: Output toggles to the FTIOC pin at GRC<br>compare match              |     |  |  |  |  |
|      |          |                | When $IOC3 = 1$ and $IOC2 = 1$ ,   |     |  |  |  |  |
|      |          |                | 00: Input capture to GRC at rising edge at the FTIOC pin                 |     |  |  |  |  |
|      |          |                | 01: Input capture to GRC at falling edge at the<br>FTIOC pin             |     |  |  |  |  |
|      |          |                | 1X: Input capture to GRC at rising and falling edges<br>at the FTIOC pin |     |  |  |  |  |

[Legend]

X: Don't care.

Notes: 1. When a GR register functions as a buffer register for a paired GR register, the settings in the IOA2 and IOB2 bits in TRDIORA and the IOC2 and IOD2 bits in TRDIORC of both registers should be the same.

2. In PWM mode, PWM3 mode, complementary PWM mode, and reset synchronous PWM mode, the settings of TRDIORC are invalid.

TRDIORC selects whether GRC or GRD is used as an output compare register or an input capture register. When an output compare register is selected, the output setting is selected. When an input capture register is selected, an input edge of an input capture signal is selected. TRDIORC also selects the function of the FTIOA to FTIOD pins.

# 16.2.13 Timer RD Status Register (TRDSR)

|         | Address: H'  | FFFFC7, H | 'FFFFCE                           |   |   |           |             |           |      |  |  |  |
|---------|--------------|-----------|-----------------------------------|---|---|-----------|-------------|-----------|------|--|--|--|
|         | Bit:         | b7        | b6                                | b5  | b4  | b3        | b2          | b1        | b0   |  |  |  |
|         |              |           | _                                 | UDF   | OVF   | IMFD      | IMFC        | IMFB      | IMFA |  |  |  |
| Value a | after reset: | 1         | 1                                 | 0   | 0   | 0         | 0           | 0         | 0    |  |  |  |
| Bit     | Symbol       | Bit       | Name                              | Descripti   | ion   |           |             |           | R/W  |  |  |  |
| 7, 6    |              | Res       | erved                             | These bit<br>1.   | s are read  | as 1. The | write value | should be | _    |  |  |  |
| 5       | UDF*         | Und       | lerflow flag                      | 1: TRDCN<br>[Setting c<br>• When<br>[Clearing   | <ul> <li>TRDCNT_1 has not underflowed.</li> <li>TRDCNT_1 has underflowed.</li> <li>Setting condition]</li> <li>When TRDCNT underflows</li> <li>Clearing condition]</li> <li>When 0 is written to UDF after reading UDF = 1</li> </ul>             |           |             |           |      |  |  |  |
| 4       | OVF          | Ove       | rflow flag                        | 1: TRDCN<br>[Setting c<br>• When<br>[Clearing   | <ul> <li>0: TRDCNT has not overflowed.</li> <li>1: TRDCNT has overflowed.</li> <li>[Setting condition]</li> <li>When TRDCNT value is underflowed</li> <li>[Clearing condition]</li> <li>When 0 is written to OVF after reading OVF = 1</li> </ul> |           |             |           |      |  |  |  |
| 3       | IMFD         | com       | It capture/<br>Ipare<br>ch flag D | <ul> <li>When as out</li> <li>When opera</li> <li>When synch PWM</li> <li>When input of input of [Clearing]</li> <li>When and the synch of the synch operation of the synch operation operation.</li> </ul> | <ul> <li>[Setting conditions]</li> <li>When TRDCNT = GRD and GRD is functioning as output compare register</li> </ul>   |           |             |           |      |  |  |  |



| Bit | Symbol | Bit Name                                  | Description   | R/W |
|-----|--------|---|---|-----|
| 2   | IMFC   | Input capture/<br>compare<br>match flag C | <ul> <li>[Setting conditions]</li> <li>When TRDCNT = GRC and GRC is functioning as output compare register</li> <li>When TRDCNT = GRC while the FTIOC pin operates in PWM mode</li> <li>When TRDCNT = GRC in PWM3 mode, reset synchronous PWM mode, or complementary PWM mode</li> <li>When TRDCNT value is transferred to GRC by input capture signal and GRC is functioning as input capture register</li> <li>[Clearing conditions]</li> </ul>   | R/W |
|     |        |   | <ul> <li>When the DTC is activated by an IMFC interrupt<br/>and the DISEL bit in MRB of the DTC is 0</li> <li>When 0 is written to IMFC after reading IMFC = 1</li> </ul>   |     |
| 1   | IMFB   | Input capture/<br>compare<br>match flag B | <ul> <li>[Setting conditions]</li> <li>When TRDCNT = GRB and GRB is functioning as output compare register</li> <li>When TRDCNT = GRB while the FTIOB pin operates in PWM mode</li> <li>When TRDCNT = GRB in PWM mode, PWM3 mode, reset synchronous PWM mode, or complementary PWM mode (in reset synchronous PWM mode, however, while TRDCNT_0 = GRB_1 and TRDCNT_0 = GRB_0)</li> <li>When TRDCNT value is transferred to GRB by input capture signal and GRB is functioning as input capture register</li> <li>[Clearing conditions]</li> <li>When the DTC is activated by an IMFB interrupt</li> </ul> | R/W |
|     |        |   | <ul> <li>When the DTC is activated by an Mir B Interrupt<br/>and the DISEL bit in MRB of the DTC is 0</li> <li>When 0 is written to IMFB after reading IMFB = 1</li> </ul>  |     |

RENESAS

| Bit   | Symbo         | Bit Name                                  | Description   | R/W        |
|-------|---------------|---|---|------------|
| Bit   | Symbo<br>IMFA | Input capture/<br>compare<br>match flag A | <ul> <li>Description</li> <li>[Setting conditions]</li> <li>When TRDCNT = GRA and GRA is functioning as output compare register</li> <li>When TRDCNT = GRA in PWM mode, PWM3 mode, reset synchronous PWM mode, or complementary PWM mode (in reset synchronous PWM mode, however, while TRDCNT_0 = GRA_1 and TRDCNT_0 = GRA_0)</li> <li>When TRDCNT value is transferred to GRA by</li> </ul> | R/W<br>R/W |
|       |               |   | input capture register  |            |
|       |               |   | [Clearing conditions]   |            |
|       |               |   | <ul> <li>When the DTC is activated by an IMFA interrupt<br/>and the DISEL bit in MRB of the DTC is 0</li> <li>When 0 is written to IMFA after reading IMFA = 1</li> </ul>   |            |
| Note: | * Bit         | 5 is not the UDF flag                     | in TRDSR_0. It is a reserved bit. It is always read as 1  | •          |

TRDSR is each interrupt request flag of the timer RD. If an interrupt is enabled by a corresponding bit in TRDIER, TRDSR requests an interrupt for the CPU. Timer RD has two TRDSR registers, one for each channel.



Section 16 Timer RD

### 16.2.14 Timer RD Interrupt Enable Register (TRDIER)

|         | Address: H'l | ess: H'FFFFC8, H'FFFFCF             |                                     |                    |  |              |             |              |         |
|---------|--------------|-------------------------------------|-------------------------------------|--------------------|--|--------------|-------------|--------------|---------|
|         | Bit:         | b7                                  | b6                                  | b5                 | b4   | b3           | b2          | b1           | b0      |
|         |              | _                                   | —                                   | _                  | OVIE   | IMIED        | IMIEC       | IMIEB        | IMIEA   |
| Value a | after reset: | 1                                   | 1                                   | 1                  | 0  | 0            | 0           | 0            | 0       |
| Bit     | Symbol       | Bit Nar                             | ne                                  | Descrip            | otion  |              |             |              | R/W     |
| 7 to 5  | 5 —          | Reserv                              | ed                                  | These b            | its are read   | d as 1. The  | write value | e should be  | e1. —   |
| 4       | OVIE         | Overflo<br>enable                   | w interrupt                         | 0: Interr<br>disab | • •  | ts (OVI) by  | OVF or UI   | DF flag are  | R/W     |
|         |              |                                     |                                     |                    | 1: Interrupt requests (OVI) by OVF or UDF flag are<br>enabled. |              |             |              |         |
| 3       | IMIED        | Input ca                            | •                                   | 0: Interr          | 0: Interrupt requests (IMID) by IMFD flag are disabled.        |              |             |              |         |
|         |              |                                     | re match<br>ot enable D             | 1: Interr          | upt request  | ts (IMID) by | y IMFD flag | g are enable | ed.     |
| 2       | IMIEC        | Input ca                            |                                     | 0: Interr          | upt request  | ts (IMIC) by | y IMFC flag | g are disabl | ed. R/W |
|         |              |                                     | compare match<br>interrupt enable C |                    | upt request  | ts (IMIC) by | y IMFC flag | g are enable | ed.     |
| 1       | IMIEB        | •                                   | Input capture/                      |                    | upt request  | ts (IMIB) by | / IMFB flag | are disable  | ed. R/W |
|         |              | compare match<br>interrupt enable B |                                     | 1: Interr          | upt request  | ts (IMIB) by | / IMFB flag | are enable   | ed.     |
| 0       | IMIEA        | Input ca                            | •                                   | 0: Interr          | upt request  | ts (IMIA) by | / IMFA flag | are disable  | ed. R/W |
|         |              |                                     | re match<br>ot enable A             | 1: Interr          | upt request  | ts (IMIA) by | / IMFA flag | are enable   | ed.     |

Timer RD has two TRDIER registers, one for each channel.

|         | Address: H'F         | s: H'FFFFC9, H'FFFFD0 |                 |   |  |             |             |             |      |  |
|---------|----------------------|-----------------------|-----------------|---|--|-------------|-------------|-------------|------|--|
|         | Bit:                 | b7                    | b6              | b5  | b4   | b3          | b2          | b1          | b0   |  |
|         |                      | —                     | —               | —   | —  | —           | POLD        | POLC        | POLB |  |
| Value a | after reset:         | 1                     | 1               | 1   | 1  | 1           | 0           | 0           | 0    |  |
| Bit     | Bit Symbol Bit Name  |                       | Desc            | ription                                     |  |             |             | R/W         |      |  |
| 7 to 3  | 3 —                  | Reser                 | ved             | These<br>be 1.                              | e bits are re                                | ead as 1. T | he write va | llue should | _    |  |
| 2       | POLD                 | PWM                   | mode outp       | ut 0: The                                   | 0: The output level of FTIOD is active low.  |             |             |             |      |  |
|         |                      | level o               | control D       | 1: Th                                       | 1: The output level of FTIOD is active high. |             |             |             |      |  |
| 1       | POLC                 | PWM                   | PWM mode output |   | 0: The output level of FTIOC is active low.  |             |             |             |      |  |
|         |                      | level o               | control C       | 1: Th                                       | 1: The output level of FTIOC is active high. |             |             |             |      |  |
| 0       | POLB PWM mode output |                       | ut 0: The       | 0: The output level of FTIOB is active low. |  |             |             |             |      |  |
|         |                      | level control B       |                 | 1: The                                      | 1: The output level of FTIOB is active high. |             |             |             |      |  |

### 16.2.15 PWM Mode Output Level Control Register (POCR)

Timer RD has two POCR registers, one for each channel.



#### 16.2.16 Timer RD Digital Filtering Function Select Register (TRDDF)

|         | Address: H'   | FFFCA, H | l'FFFFD1   |              |  |              |          |          |     |  |  |
|---------|---|----------|--|--------------|--|--------------|----------|----------|-----|--|--|
|         | Bit:  | b7       | b6   | b5           | b4   | b3           | b2       | b1       | b0  |  |  |
|         |   | DFC      | K[1:0]   | _            | _  | DFD          | DFC      | DFB      | DFA |  |  |
| Value a | fter reset:   | 0        | 0  | 0            | 0  | 0            | 0        | 0        | 0   |  |  |
| Bit     | Symbol  | Bit      | Name   | Desc         | ription  |              |          |          | R/W |  |  |
| 7, 6    | DFCK[1:0  |          | tal filter clo   | ск 00: ф     | /32  |              |          |          | R/W |  |  |
|         |   | sele     | ct   | 01: ф        | /8   |              |          |          |     |  |  |
|         |   |          |  | 10: <b>φ</b> |  |              |          |          |     |  |  |
|         |   |          |  |              | lock speci<br>RDCR                                     | fied by bits | TPSC2 to | TPSC0 in |     |  |  |
| 5, 4    | _   | Res      | erved  |              | These bits are read as 0. The write value should be 0. |              |          |          |     |  |  |
| 3       | DFD   | •        | tal filter   | 0: Dis       | 0: Disables the digital filter for the FTIOD pin       |              |          |          |     |  |  |
|         |   | func     | tion D   | 1: En        | 1: Enables the digital filter for the FTIOD pin        |              |          |          |     |  |  |
| 2       | DFC   | •        | tal filter   | 0: Dis       | 0: Disables the digital filter for the FTIOC pin       |              |          |          |     |  |  |
|         |   | func     | tion C   | 1: En        | 1: Enables the digital filter for the FTIOC pin        |              |          |          |     |  |  |
| 1       | DFB   | Digi     | tal filter   | 0: Dis       | 0: Disables the digital filter for the FTIOB pin       |              |          |          |     |  |  |
|         |   | func     | function B 1: Enables the digital filter for the FTIOB pin |              |  |              |          | OB pin   |     |  |  |
| 0       | DFA   | Digi     | tal filter   | 0: Dis       | 0: Disables the digital filter for the FTIOA pin       |              |          |          |     |  |  |
|         |   | func     | tion A   | 1: En        | 1: Enables the digital filter for the FTIOA pin        |              |          |          |     |  |  |
| Nata    | The acting in this register is valid on the corresponding his when the ETIOA to ETIOD |          |  |              |  |              |          |          |     |  |  |


Note: The setting in this register is valid on the corresponding pin when the FTIOA to FTIOD inputs are enabled by TRDIORA and TRDIORC.

Timer RD has two TRDDF registers, one for each channel.

### 16.2.17 Interface with CPU

### (1) 16-Bit Register


TRDCNT and GR are 16-bit registers. Reading/writing in a 16-bit unit is enabled but disabled in an 8-bit unit since the data bus with the CPU is 16-bit width. These registers must always be accessed in a 16-bit unit. Figure 16.5 shows an example of accessing the 16-bit registers.





#### (2) 8-Bit Register

Registers other than TRDCNT and GR are 8-bit registers that are connected internally with the CPU in an 8-bit width. Figure 16.6 shows an example of accessing the 8-bit registers.







# 16.3 Operation

Timer RD has the following operating modes.

• Timer mode operation

Enables output compare and input capture functions by setting the IOA2 to IOA0 and IOB2 to IOB0 bits in TRDIORA and the IOC3 to IOC0 and IOD3 to IOD0 bits in TRDIORC

- PWM mode operation Enables PWM mode operation by setting TRDPMR
- PWM3 mode operation
   Enables PWM3 mode operation by setting the PWM3 bit in TRDFCR
- Reset synchronous PWM mode operation Enables reset synchronous PWM mode operation by setting the CMD1 and CMD0 bits in TRDFCR
- Complementary PWM mode operation Enables complementary PWM mode operation by setting the CMD1 and CMD0 bits in TRDFCR

The following tables show the operating modes of the FTIOA0 to FTIOD0 and FTIOA1 to FTIOD1 pins set by the appropriate bits in the registers mentioned above. Set 1 to the PMR bits corresponding to the pins allocated by the PMC.



• FTIOA0 pin

| Reaister |
|----------|
| Cgiotoi  |

| Name           | TRDOER1 |       | TRDFCF        | ર     | TRDIORA         |   |
|----------------|---------|-------|---------------|-------|-----------------|---|
| Bit Name       | EA0     | STCLK | CMD1,<br>CMD0 | PWM3  | IOA2 to<br>IOA0 | -<br>Function   |
| Setting values | 0       | 0     | 00            | 0     | XXX             | PWM3 mode waveform<br>output                                  |
|                | 0       | 0     | 00            | 1     | 001, 01X        | Timer mode waveform<br>output (output compare<br>function)    |
|                | Х       | 0     | 00            | 1     | 1XX             | Timer mode (input capture function)                           |
|                | X       | 0     | 00            | 1     | 000             | General input port (when<br>the corresponding pin PCR<br>= 0) |
|                | Х       | 1     | XX            | Х     | 0XX             | External clock input  |
|                |         | Ot    | her than a    | lbove |                 | Setting prohibited  |



### • FTIOB0 pin

### Register

| Name           | TRDOER1 | TR            | DFCR       | TRDPMR | TRDIORA         |   |
|----------------|---------|---------------|------------|--------|-----------------|---|
| Bit Name       | EB0     | CMD1,<br>CMD0 | PWM3       | PWMB0  | IOB2 to<br>IOB0 | -<br>Function   |
| Setting values | 0       | 10, 11        | Х          | Х      | XXX             | Complementary PWM mode waveform output                        |
|                | 0       | 01            | Х          | Х      | XXX             | Reset synchronous<br>PWM mode waveform<br>output              |
|                | 0       | 00            | 0          | Х      | XXX             | PWM3 mode waveform<br>output                                  |
|                | 0       | 00            | 1          | 1      | XXX             | PWM mode waveform<br>output                                   |
|                | 0       | 00            | 1          | 0      | 001, 01X        | Timer mode waveform<br>output (output compare<br>function)    |
|                | Х       | 00            | 1          | 0      | 1XX             | Timer mode (input capture function)                           |
|                | Х       | 00            | 1          | 0      | 000             | General input port (when<br>the corresponding pin<br>PCR = 0) |
|                |         | (             | Other than | above  |                 | Setting prohibited  |

• FTIOC0 pin

| Name           | TRDOER1 | TRI           | DFCR       | TRDPMR | TRDIORC         |   |
|----------------|---------|---------------|------------|--------|-----------------|---|
| Bit Name       | EC0     | CMD1,<br>CMD0 | PWM3       | PWMC0  | IOC2 to<br>IOC0 | –<br>Function   |
| Setting values | 0       | 10, 11        | Х          | Х      | XXX             | Complementary PWM mode waveform output                        |
|                | 0       | 01            | Х          | Х      | XXX             | Reset synchronous<br>PWM mode waveform<br>output              |
|                | 0       | 00            | 1          | 1      | XXX             | PWM mode waveform out   |
|                | 0       | 00            | 1          | 0      | 001, 01X        | Timer mode waveform<br>output (output compare<br>function)    |
|                | Х       | 00            | 1          | 0      | 1XX             | Timer mode (input capture function)                           |
|                | X       | 00            | 1          | 0      | 000             | General input port (when<br>the corresponding pin<br>PCR = 0) |
|                |         | (             | Other than | above  |                 | Setting prohibited  |



### • FTIOD0 pin

### Register

| Name           | TRDOER1 | TRI           | DFCR       | TRDPMR | TRDIORC         |   |
|----------------|---------|---------------|------------|--------|-----------------|---|
| Bit Name       | ED0     | CMD1,<br>CMD0 | PWM3       | PWMD0  | IOD2 to<br>IOD0 | –<br>Function   |
| Setting values | 0       | 10, 11        | Х          | Х      | XXX             | Complementary PWM mode waveform output                        |
|                | 0       | 01            | Х          | Х      | ХХХ             | Reset synchronous<br>PWM mode waveform<br>output              |
|                | 0       | 00            | 1          | 1      | XXX             | PWM mode waveform out   |
|                | 0       | 00            | 1          | 0      | 001, 01X        | Timer mode waveform<br>output (output compare<br>function)    |
|                | Х       | 00            | 1          | 0      | 1XX             | Timer mode (input capture function)                           |
|                | X       | 00            | 1          | 0      | 000             | General input port (when<br>the corresponding pin<br>PCR = 0) |
|                |         | C             | Other than | above  |                 | Setting prohibited  |



### • FTIOA1 pin

| Register<br>Name | TRDOER1 | TRI           | DFCR     | TRDIORA         |   |
|------------------|---------|---------------|----------|-----------------|---|
| Bit Name         | EA1     | CMD1,<br>CMD0 | PWM3     | IOA2 to<br>IOA0 | Function  |
| Setting values   | 0       | 10, 11        | Х        | XXX             | Complementary PWM mode waveform output                  |
|                  | 0       | 01            | Х        | XXX             | Reset synchronous PWM mode<br>waveform output           |
|                  | 0       | 00            | 1        | 001, 01X        | Timer mode waveform output (output compare function)    |
|                  | Х       | 00            | 1        | 1XX             | Timer mode (input capture function)                     |
|                  | Х       | 00            | 1        | 000             | General input port (when the corresponding pin PCR = 0) |
|                  |         | Other th      | an above |                 | Setting prohibited                                      |



### • FTIOB1 pin

### Register

| Name              | TRDOER1 | TRDFCR        |             | TRDPMR             | TRDIORA         |   |
|-------------------|---------|---------------|-------------|--------------------|-----------------|---|
| Bit Name          | EB1     | CMD1,<br>CMD0 | PWM3        | PWMB1              | IOB2 to<br>IOB0 | -<br>Function   |
| Setting<br>values | 0       | 10, 11        | Х           | Х                  | XXX             | Complementary PWM mode waveform output                        |
|                   | 0       | 01            | Х           | Х                  | XXX             | Reset synchronous PWM mode waveform output                    |
|                   | 0       | 00            | 1           | 1                  | XXX             | PWM mode waveform out   |
|                   | 0       | 00            | 1           | 0                  | 001, 01X        | Timer mode waveform<br>output (output compare<br>function)    |
|                   | х       | 00            | 1           | 0                  | 1XX             | Timer mode (input capture function)                           |
|                   | Х       | 00            | 1           | 0                  | 000             | General input port (when<br>the corresponding pin<br>PCR = 0) |
|                   |         | 0             | ther than a | Setting prohibited |                 |   |



• FTIOC1 pin

| Register<br>Name  | TRDOER1 | TRDFCR        |                    | TRDPMR | TRDIORC         |   |
|-------------------|---------|---------------|--------------------|--------|-----------------|---|
| Bit Name          | EC1     | CMD1,<br>CMD0 | PWM3               | PWMC1  | IOC2 to<br>IOC0 | Function  |
| Setting<br>values | 0       | 10, 11        | х                  | Х      | XXX             | Complementary PWM mode waveform output                        |
|                   | 0       | 01            | Х                  | Х      | XXX             | Reset synchronous PWM mode waveform output                    |
|                   | 0       | 00            | 1                  | 1      | XXX             | PWM mode waveform out   |
|                   | 0       | 00            | 1                  | 0      | 001, 01X        | Timer mode waveform<br>output (output compare<br>function)    |
|                   | Х       | 00            | 1                  | 0      | 1XX             | Timer mode (input capture function)                           |
|                   | Х       | 00            | 1                  | 0      | 000             | General input port (when<br>the corresponding pin<br>PCR = 0) |
|                   |         | 0             | Setting prohibited |        |                 |   |



### • FTIOD1 pin

### Register

| Name              | TRDOER1 | TRDFCR        |             | TRDPMR             | TRDIORC         |   |
|-------------------|---------|---------------|-------------|--------------------|-----------------|---|
| Bit Name          | ED1     | CMD1,<br>CMD0 | PWM3        | PWMD1              | IOD2 to<br>IOD0 | -<br>Function   |
| Setting<br>values | 0       | 10, 11        | Х           | Х                  | XXX             | Complementary PWM mode waveform output                        |
|                   | 0       | 01            | Х           | Х                  | XXX             | Reset synchronous PWM mode waveform output                    |
|                   | 0       | 00            | 1           | 1                  | XXX             | PWM mode waveform out   |
|                   | 0       | 00            | 1           | 0                  | 001, 01X        | Timer mode waveform<br>output (output compare<br>function)    |
|                   | х       | 00            | 1           | 0                  | 1XX             | Timer mode (input capture function)                           |
|                   | Х       | 00            | 1           | 0                  | 000             | General input port (when<br>the corresponding pin<br>PCR = 0) |
|                   |         | 0             | ther than a | Setting prohibited |                 |   |

### 16.3.1 Counter Operation

When one of bits STR0 and STR1 in TRDSTR is set to 1, the TRDCNT counter for the corresponding channel begins counting. TRDCNT can operate as a free-running counter, periodic counter, for example. Figure 16.7 shows an example of the counter operation setting procedure.




Figure 16.7 Example of Counter Operation Setting Procedure



### (1) Free-Running Count Operation and Periodic Count Operation

Immediately after a reset, the TRDCNT counters for channels 0 and 1 are all designated as freerunning counters. When the relevant bit in TRDSTR is set to 1, the corresponding TRDCNT counter starts an increment operation as a free-running counter. When TRDCNT overflows, the OVF flag in TRDSR is set to 1. If the value of the OVIE bit in the corresponding TRDIER is 1 at this point, timer RD requests an interrupt. After overflow, TRDCNT starts an increment operation again from H'0000.

Figure 16.8 illustrates free-running counter operation.




Figure 16.8 Free-Running Counter Operation

When compare match is selected as the TRDCNT clearing source, the TRDCNT counter for the relevant channel performs periodic count operation. The GR registers for setting the period are designated as output compare registers, and counter clearing by compare match is selected by means of bits CCLR1 and CCLR0 in TRDCR. After the settings have been made, TRDCNT starts an increment operation as a periodic counter when the corresponding bit in TRDSTR is set to 1. When the count value matches the value in GR, the IMFA, IMFB, IMFC, or IMFD flag in TRDSR is set to 1 and TRDCNT is cleared to H'0000. If the value of the corresponding IMIEA, IMIEB, IMIEC, or IMIED bit in TRDIER is 1 at this point, timer RD requests an interrupt. After a compare match, TRDCNT starts an increment operation again from H'0000.







Figure 16.9 illustrates periodic counter operation.



#### (2) TRDCNT Count Timing

• Internal clock operation

A system clock ( $\phi$ ), four types of clocks ( $\phi/2$ ,  $\phi/4$ ,  $\phi/8$ , or  $\phi/32$ ) that are generated by dividing the system clock, or on-chip oscillator clock ( $\phi40M$ ) can be selected by bits TPSC2 to TPSC0 in TRDCR.

Figure 16.10 illustrates this timing.




Figure 16.10 Count Timing in Internal Clock Operation



• External clock operation

An external clock input pin (TCLK) can be selected by bits TPSC2 to TPSC0 in TRDCR, and a detection edge can be selected by bits CKEG1 and CKEG0. To detect an external clock, the rising edge, falling edge, or both edges can be selected.

Figure 16.11 illustrates the detection timing of the rising and falling edges.




Figure 16.11 Count Timing in External Clock Operation (Both Edges Detected)

#### 16.3.2 Waveform Output by Compare Match

Timer RD can perform 0, 1, or toggle output from the corresponding FTIOA, FTIOB, FTIOC, or FTIOD output pin using compare match A, B, C, or D.

Figure 16.12 shows an example of the setting procedure for waveform output by compare match.




Figure 16.12 Example of Setting Procedure for Waveform Output by Compare Match

RENESAS

#### (1) Examples of Waveform Output Operation

Figure 16.13 shows an example of 0 output/1 output.

In this example, TRDCNT has been designated as a free-running counter, and settings have been made such that 0 is output by compare match A, and 1 is output by compare match B. When the set level and the pin level coincide, the pin level does not change.





Figure 16.13 Example of 0 Output/1 Output Operation

Figure 16.14 shows an example of toggle output.

In this example, TRDCNT has been designated as a periodic counter (with counter clearing on compare match B), and settings have been made such that the output is toggled by both compare match A and compare match B.








#### (2) Output Compare Timing

The compare match signal is generated in the last state in which TRDCNT and GR match (when TRDCNT changes from the matching value to the next value). When the compare match signal is generated, the output value selected in TRDIOR is output at the compare match output pin (FTIOA, FTIOB, FTIOC, or FTIOD). When TRDCNT matches GR, the compare match signal is generated only after the next TRDCNT input clock pulse is input.

Figure 16.15 shows an example of the output compare timing.







#### 16.3.3 Input Capture Function

The TRDCNT value can be transferred to GR on detection of the input edge of the input capture/output compare pin (FTIOA, FTIOB, FTIOC, or FTIOD). Rising edge, falling edge, or both edges can be selected as the detected edge. When the input capture function is used, the pulse width or period can be measured.

Figure 16.16 shows an example of the input capture operation setting procedure.




Figure 16.16 Example of Input Capture Operation Setting Procedure



#### (1) Example of Input Capture Operation

Figure 16.17 shows an example of input capture operation.

In this example, both rising and falling edges have been selected as the FTIOA pin input capture input edge, the falling edge has been selected as the FTIOB pin input capture input edge, and counter clearing by GRB input capture has been designated for TRDCNT.




Figure 16.17 Example of Input Capture Operation

#### (2) Input Capture Signal Timing

Input capture on the rising edge, falling edge, or both edges can be selected through settings in TRDIOR. Figure 16.18 shows the timing when the rising edge is selected.




Figure 16.18 Input Capture Signal Timing



#### 16.3.4 Synchronous Operation

In synchronous operation, the values in a number of TRDCNT counters can be rewritten simultaneously (synchronous presetting). Also, a number of TRDCNT counters can be cleared simultaneously by making the appropriate setting in TRDCR (synchronous clearing). Synchronous operation enables GR to be increased with respect to a single time base.

Figure 16.19 shows an example of the synchronous operation setting procedure.




Figure 16.19 Example of Synchronous Operation Setting Procedure

RENESAS

Figure 16.20 shows an example of synchronous operation. In this example, synchronous operation has been selected, FTIOB0 and FTIOB1 have been designated for PWM mode, GRA\_0 compare match has been set as the channel 0 counter clearing source, and synchronous clearing has been set for the channel 1 counter clearing source. The same input clock has been set for the channel 0 and channel 1 counter input clocks. Two-phase PWM waveforms are output from pins FTIOB0 and FTIOB1. At this time, synchronous presetting and synchronous operation by GRA\_0 compare match are performed by TRDCNT counters.

For details on PWM mode, see section 16.3.5, PWM Mode.




Figure 16.20 Example of Synchronous Operation

## 16.3.5 PWM Mode


In PWM mode, PWM waveforms are output from the FTIOB, FTIOC, and FTIOD output pins with GRA as a cycle register and GRB, GRC, and GRD as duty registers. The initial output level of the corresponding pin depends on the setting values of TRDOCR and POCR. Table 16.4 shows an example of the initial output level of the FTIOB0 pin.

The output level is determined by the POLB to POLD bits corresponding to POCR. When POLB is 0, the FTIOB output pin is set to 0 by compare match B and set to 1 by compare match A. When POLB is 1, the FTIOB output pin is set to 1 by compare match B and cleared to 0 by compare match A. In PWM mode, maximum 6-phase PWM outputs are possible.



Figure 16.21 shows an example of the PWM mode setting procedure.

| ТОВ0 | POLB | Initial Output Level |
|------|------|----------------------|
| 0    | 0    | 1                    |
| 0    | 1    | 0                    |
| 1    | 0    | 0                    |
| 1    | 1    | 1                    |








Figure 16.22 shows an example of operation in PWM mode. The output signals go to 1 and TRDCNT is reset at compare match A, and the output signals go to 0 at compare match B, C, and D (TOB, TOC, and TOD = 0, POLB, POLC, and POLD = 0).




Figure 16.22 Example of PWM Mode Operation (1)



Figure 16.23 shows another example of operation in PWM mode. The output signals go to 0 and TRDCNT is reset at compare match A, and the output signals go to 1 at compare match B, C, and D (TOB, TOC, and TOD = 0, POLB, POLC, and POLD = 1).




Figure 16.23 Example of PWM Mode Operation (2)



Figures 16.24 (when TOB, TOC, and TOD = 0, POLB, POLC, and POLD = 0) and 16.25 (when TOB, TOC, and TOD = 0, POLB, POLC, and POLD = 1) show examples of the output of PWM waveforms with duty cycles of 0% and 100% in PWM mode.




Figure 16.24 Example of PWM Mode Operation (3)




Figure 16.25 Example of PWM Mode Operation (4)

#### 16.3.6 **Reset Synchronous PWM Mode**

Three normal- and counter-phase PWM waveforms are output by combining channels 0 and 1 that one of changing points of waveforms will be common.

In reset synchronous PWM mode, the FTIOB0 to FTIOD0 and FTIOA1 to FTIOD1 pins become PWM-output pins automatically. TRDCNT 0 performs an increment operation. Tables 16.5 and 16.6 show the PWM-output pins used and the register settings, respectively.

Figure 16.29 shows the example of reset synchronous PWM mode setting procedure.

| Channel | Pin Name | Input/Output | Pin Function  |
|---------|----------|--------------|---|
| 0       | FTIOC0   | Output       | Toggle output in synchronous with PWM cycle           |
| 0       | FTIOB0   | Output       | PWM output 1  |
| 0       | FTIOD0   | Output       | PWM output 1 (counter-phase waveform of PWM output 1) |
| 1       | FTIOA1   | Output       | PWM output 2  |
| 1       | FTIOC1   | Output       | PWM output 2 (counter-phase waveform of PWM output 2) |
| 1       | FTIOB1   | Output       | PWM output 3  |
| 1       | FTIOD1   | Output       | PWM output 3 (counter-phase waveform of PWM output 3) |

 Table 16.5
 Output Pins in Reset Synchronous PWM Mode

 Table 16.6
 Register Settings in Reset Synchronous PWM Mode

| Register | Description  |  |
|----------|--|--|
| TRDCNT_0 | Initial setting of H'0000  |  |
| TRDCNT_1 | Not used (independently operates)  |  |
| GRA_0    | Sets counter cycle of TRDCNT_0   |  |
| GRB_0    | Set a changing point of the PWM waveform output from pins FTIOB0 and FTIOD0. |  |
| GRA_1    | Set a changing point of the PWM waveform output from pins FTIOA1 and FTIOC1. |  |
| GRB_1    | Set a changing point of the PWM waveform output from pins FTIOB1 and FTIOD1. |  |

REJ09B0465-0100






Figure 16.26 Example of Reset Synchronous PWM Mode Setting Procedure





Figures 16.27 and 16.28 show examples of operation in reset synchronous PWM mode.






Figure 16.28 Example of Reset Synchronous PWM Mode Operation (OLS0 = OLS1 = 0)

In reset synchronous PWM mode, TRDCNT\_0 and TRDCNT\_1 perform increment and independent operations, respectively. However, GRA\_1 and GRB\_1 are separated from TRDCNT\_1. When a compare match occurs between TRDCNT\_0 and GRA\_0, a counter is cleared and an increment operation is restarted from H'0000.

The PWM pin outputs 0 or 1 whenever a compare match between GRB\_0, GRA\_1, GRB\_1 and TRDCNT\_0 or counter clearing occur.

For details on operations when reset synchronous PWM mode and buffer operation are simultaneously set, see section 16.3.9, Buffer Operation.

# 16.3.7 Complementary PWM Mode

Three PWM waveforms for non-overlapped normal and counter phases are output by combining channels 0 and 1.

In complementary PWM mode, the FTIOB0 to FTIOD0 and FTIOA1 to FTIOD1 pins become PWM-output pins automatically. TRDCNT\_0 and TRDCNT\_1 perform an increment or decrement operation. Tables 16.7 and 16.8 show the output pins and register settings in complementary PWM mode, respectively.

Figure 16.29 shows the example of complementary PWM mode setting procedure.


Channel **Pin Function** Pin Name Input/Output 0 FTIOC0 Toggle output in synchronous with PWM cycle Output 0 PWM output 1 FTIOB0 Output 0 FTIOD0 Output PWM output 1 (counter-phase waveform nonoverlapped with PWM output 1) 1 FTIOA1 Output PWM output 2 1 FTIOC1 PWM output 2 (counter-phase waveform non-Output overlapped with PWM output 2) 1 FTIOB1 Output PWM output 3 FTIOD1 Output PWM output 3 (counter-phase waveform nonoverlapped with PWM output 3)


 Table 16.7
 Output Pins in Complementary PWM Mode

#### Table 16.8 Register Settings in Complementary PWM Mode

| Description  |
|--|
| Initial setting of non-overlapped periods (non-overlapped periods are differences with TRDCNT_1) |
| Initial setting of H'0000  |
| Sets (upper limit value - 1) of TRDCNT_0   |
| Set a changing point of the PWM waveform output from pins FTIOB0 and FTIOD0.                     |
| Set a changing point of the PWM waveform output from pins FTIOA1 and FTIOC1.                     |
| Set a changing point of the PWM waveform output from pins FTIOB1 and FTIOD1.                     |
|  |







#### (1) Canceling Procedure of Complementary PWM Mode

Figure 16.30 shows the complementary PWM mode canceling procedure.




Figure 16.30 Canceling Procedure of Complementary PWM Mode



#### (2) Examples of Complementary PWM Mode Operation

Figure 16.31 shows an example of complementary PWM mode operation. In complementary PWM mode, TRDCNT\_0 and TRDCNT\_1 perform an increment or decrement operation. When TRDCNT\_0 and GRA\_0 are compared and their contents match, the counter is decremented. And when TRDCNT\_1 underflows, the counter is incremented. In GRA\_0, GRA\_1, and GRB\_1, compare match is carried out in the order of TRDCNT\_0  $\rightarrow$  TRDCNT\_1  $\rightarrow$  TRDCNT\_1  $\rightarrow$  TRDCNT\_1  $\rightarrow$  TRDCNT\_0 and PWM waveform is output, during one cycle of an up/down counter. In this mode, the initial setting will be TRDCNT\_0 > TRDCNT\_1.




Figure 16.31 Example of Complementary PWM Mode Operation (1)



Figure 16.32 shows an example of PWM waveform output with 0% duty and 100% duty in complementary PWM mode (for one phase).

In this figure, GRB\_0 is set to a value equal to or greater than GRA\_0 and H'0000. The waveform with a duty cycle of 0% and 100% can be output. When buffer operation is used together, the duty cycles can easily be changed, including the above settings, during operation. For details on buffer operation, see section 16.3.9, Buffer Operation.




Figure 16.32 Example of Complementary PWM Mode Operation (2)

In complementary PWM mode, when the counter switches from up-counter to down-counter or vice versa, TRDCNT\_0 and TRDCNT\_1 overshoots or undershoots, respectively. In this case, the conditions to set the IMFA flag in channel 0 and the UDF flag in channel 1 differ from usual settings. Also, the transfer conditions in buffer operation differ from usual settings. Such timings are shown in figures 16.33 and 16.34.




Figure 16.33 Timing of Overshooting




Figure 16.34 Timing of Undershooting

When the counter is incremented or decremented, the IMFA flag of channel 0 is set to 1, and when the register is underflowed, the UDF flag of channel 0 is set to 1. After buffer operation has been designated for GR, the value in the buffer registers is transferred to GR when the counter is incremented by compare match A0 or when TRDCNT\_1 is underflowed. In complementary PWM mode, the OVF flag is not set to 1 at the timing that the counter value changes from H'FFFF to H'0000 as shown in figure 16.34.

# (3) Setting GR Value in Complementary PWM Mode

To set the general register (GR) or modify GR during operation in complementary PWM mode, see the following notes.

- 1. Initial value
  - H'0000 to T 1 (T: Initial value of TRDCNT\_0) must not be set for the initial value.
  - GRA\_0 (T 1) or more must not be set for the initial value.
  - When using buffer operation, the same values must be set in the buffer registers and corresponding general registers.
- 2. Modifying the setting value
  - Use the buffer operation to change the GR value. If the GR value is changed by writing to it directly, the intended waveform may not be output.
  - Do not change settings of GRA\_0 during operation.



# 16.3.8 PWM3 Mode Operation

In PWM3 mode, single-phase PWM waveforms can be output using TRDCNT\_0. The waveform does not overlap its counter-phase waveform.

When the PWM3 mode is selected, the FTIOA0 and FTIOB0 pins are automatically set to output pins for the PWM function using TRDCNT\_0 regardless of the TRDPMR value. The waveform is output on a GRA\_0, GRA\_1, GRB\_0, or GRB\_1 compare match according to bits TOA0 and TOB0 in TRDOCR regardless of the TRDIORA and TRDIORC settings.

- When TOA0 = 0, 1 is output on a compare match of GRA\_1 and 0 is output on a compare match of GRA\_0 on the FTIOA0 pin.
- When TOA0 = 1, 0 is output on a compare match of GRA\_1 and 1 is output on a compare match of GRA\_0 on the FTIOA0 pin.
- When TOB0 = 0, 1 is output on a compare match of GRB\_1 and 0 is output on a compare match of GRB\_0 on the FTIOB0 pin.
- When TOB0 = 1, 0 is output on a compare match of GRB\_1 and 1 is output on a compare match of GRB\_0 on the FTIOB0 pin.

Table 16.9 lists the correspondence between pin functions and GR registers, figure 16.35 shows a block diagram in PWM3 mode, and figure 16.36 shows a flowchart of setting in PWM3 mode.

When the buffer operation is used, set TRDMDR. The timer input/output pins, which are not used in PWM3 mode, can be used as general port pins. When the buffer operation is not set, since GRC or GRD is not used, a compare match interrupt can be generated when GRC or GRD matches with TRDCNT\_1.



| Channel | Pin Name | Input/Output | Compare Match<br>Register | Buffer Register  |
|---------|----------|--------------|---------------------------|------------------|
| 0       | FTIOA0   | Output       | GRA_0                     | GRC_0            |
|         |          |              | GRA_1                     | GRC_1            |
|         | FTIOB0   | _            | GRB_0                     | GRD_0            |
|         |          |              | GRB_1                     | GRD_1            |
|         | FTIOC0   | I/O          | General I/O port          | General I/O port |
|         | FTIOD0   | _            |                           |                  |
| 1       | FTIOA1   | _            |                           |                  |
|         | FTIOB1   | _            |                           |                  |
|         | FTIOC1   | _            |                           |                  |
|         | FTIOD1   | _            |                           |                  |

## Table 16.9 Pin Configuration in PWM3 Mode and GR Registers




Figure 16.35 Block Diagram in PWM3 Mode




Figure 16.36 Flowchart of Setting in PWM3 Mode



Figure 16.37 is an example when non-overlapped pulses are output on pins FTIOA0 and FTIOB0. In this example, TRDCNT\_0 functions as a periodic counter which is cleared on compare match A0 (bits CCLR2 to CCLR0 in TRDCR\_0 are set to B'001), and PWM3 mode is selected (bit PWM3 in TRDFCR is cleared to 0). The cycle of the pulse is arbitrary.




Figure 16.37 Example of Non-Overlap Pulses



Figures 16.38 and 16.39 show examples of stopping operation of the counter in PWM3 mode, when the CCLR2 to CCLR0 bits in TRDCR are set to clear TRDCNT\_0 on GRA\_0 compare match. For details on PWM3 mode, see section 16.3.8, PWM3 Mode Operation.




Figure 16.38 Example (1) of Stopping Operation of the Counter (in PWM3 Mode)




Figure 16.39 Example (2) of Stopping Operation of the Counter (in PWM3 Mode)

Figure 16.40 shows an example of starting and stopping operations of counters in PWM3 mode, when TRDCNT\_0 is set to be cleared and stopped on GRA\_0 compare match (CCLR2 to CCLR0 = 001, CSTPNT0 = 0) and TRDCNT\_1 is used as a free-running counter. When TRDCNT\_1 starts counting by setting the STR1 bit to 1 after TRDCNT\_0 has started counting by setting the STR0 bit to 1, set 0 in the STR0 bit and 1 in the STR1 bit by using a MOV instruction. If the bit manipulation instruction is used to set 1 in the STR1 bit, there is a possibility that the STR0 bit is set to 1 after the counting has stopped on GRA\_0 compare match, and that TRDCNT\_0 starts counting again.




Figure 16.40 Example of Starting and Stopping Operations of Counters (in PWM3 Mode)

## **16.3.9** Buffer Operation

Buffer operation differs depending on whether GR has been designated for an input capture register or an output compare register, or in reset synchronous PWM mode or complementary PWM mode.

Table 16.10 shows the register combinations used in buffer operation.

 Table 16.10 Register Combinations in Buffer Operation

| General Register (GR) | Buffer Register |
|-----------------------|-----------------|
| GRA                   | GRC             |
| GRB                   | GRD             |

#### (1) When GR is an Output Compare Register

When a compare match occurs, the value in the buffer register of the corresponding channel is transferred to the general register.

This operation is illustrated in figure 16.41.




Figure 16.41 Compare Match Buffer Operation



# (2) When GR is an Input Capture Register

When an input capture occurs, the value in TRDCNT is transferred to GR and the value previously stored in the general register is transferred to the buffer register.

This operation is illustrated in figure 16.42.




Figure 16.42 Input Capture Buffer Operation

## (3) PWM3 Mode

When compare match A0 occurs, the value of the buffer register is transferred to GR.

## (4) Complementary PWM Mode

When the counter switches from counting up to counting down or vice versa, the value of the buffer register is transferred to GR. Here, the value of the buffer register is transferred to GR in the following timing:

- When TRDCNT\_0 and GRA\_0 are compared and their contents match
- When TRDCNT\_1 underflows

# (5) Reset Synchronous PWM Mode

When compare match A0 occurs, the value in the buffer register is transferred to GR.



#### (6) Example of Buffer Operation Setting Procedure

Figure 16.43 shows an example of the buffer operation setting procedure.




Figure 16.43 Example of Buffer Operation Setting Procedure

#### (7) Examples of Buffer Operation

Figure 16.44 shows an operation example in which GRA has been designated as an output compare register, and buffer operation has been designated for GRA and GRC.


This is an example of TRDCNT operating as a periodic counter cleared by compare match B.


Pins FTIOA and FTIOB are set for toggle output by compare match A and B.

As buffer operation has been set, when compare match A occurs, the FTIOA pin performs toggle outputs and the value in buffer register is simultaneously transferred to the general register. This operation is repeated each time that compare match A occurs.



The timing to transfer data is shown in figure 16.45.








Figure 16.45 Example of Compare Match Timing for Buffer Operation

Figure 16.46 shows an operation example in which GRA has been designated as an input capture register, and buffer operation has been designated for GRA and GRC.

Counter clearing by input capture B has been set for TRDCNT, and falling edges have been selected as the FIOCB pin input capture input edge. And both rising and falling edges have been selected as the FIOCA pin input capture input edge.

As buffer operation has been set, when the TRDCNT value is stored in GRA upon the occurrence of input capture A, the value previously stored in GRA is simultaneously transferred to GRC. The transfer timing is shown in figure 16.47.



Section 16 Timer RD




Figure 16.46 Example of Buffer Operation (2) (Buffer Operation for Input Capture Register)




Figure 16.47 Input Capture Timing of Buffer Operation

Figures 16.48 and 16.49 show the operation examples when buffer operation has been designated for GRB\_0 and GRD\_0 in complementary PWM mode. These are examples when a PWM waveform of 0% duty is created by using the buffer operation and performing GRD\_0  $\ge$  GRA\_0. Data is transferred from GRD\_0 to GRB\_0 according to the settings of CMD0 and CMD1 when TRDCNT\_0 and GRA\_0 are compared and their contents match or when TRDCNT\_1 underflows. However, when GRD\_0  $\ge$  GRA\_0, data is transferred from GRD\_0 to GRB\_0 when TRDCNT\_1 underflows regardless of the setting of CMD0 and CMD1. When GRD\_0 = H'0000, data is transferred from GRD\_0 to GRB\_0 when TRDCNT\_0 and GRA\_0 are compared and their contents match regardless of the settings of CMD0 and CMD1.




Figure 16.48 Buffer Operation (3) (Buffer Operation in Complementary PWM Mode CMD1 = CMD0 = 1)






Figure 16.49 Buffer Operation (4) (Buffer Operation in Complementary PWM Mode CMD1 =1, CMD0 = 0)



## 16.3.10 Timer RD Output Timing

The outputs of channels 0 and 1 can be disabled or inverted by the settings of TRDOER1 and TRDOCR and the external level.

## (1) Output Disable/Enable Timing of Timer RD by TRDOER1

Setting the master enable bit in TRDOER1 to 1 disables the output of timer RD. By setting the PCR and PDR of the corresponding I/O port beforehand, any value can be output. Figure 16.50 shows the timing to enable or disable the output of timer RD by TRDOER1.





Figure 16.50 Example of Output Disable Timing of Timer RD by Writing to TRDOER1



## (2) Output Disable Timing of Timer RD by External Trigger

When PH5/TRDOI\_0 (or PH6/TRDOI\_1) is set as a TRDOI input pin, and low level is input to TRDOI, the master enable bit in TRDOER1 is set to 1 and the output of timer RD will be disabled.





## (3) Output Inverse Timing by TRDFCR

The output level can be inverted by inverting the OLS1 and OLS0 bits in TRDFCR in reset synchronous PWM mode or complementary PWM mode. Figure 16.52 shows the timing.




Figure 16.52 Example of Output Inverse Timing of Timer RD by Writing to TRDFCR

## (4) Output Inverse Timing by POCR

The output level can be inverted by inverting the POLD, POLC, and POLB bits in POCR in PWM mode. Figure 16.53 shows the timing.




Figure 16.53 Example of Output Inverse Timing of Timer RD by Writing to POCR



## 16.3.11 Digital Filtering Function for Input Capture Inputs

Input signals on the FTIOA to FTIOD pins can be input via the digital filters. The digital filter includes three latches connected in series and a match detector circuit. The latches operate on the sampling clock specified by bits DFCK1 and DFCK0 in TRDDF and stores an input signal on the FTIOA to FTIOD pins. When outputs of the three latches match, the match detector circuit outputs the signal level of the input. Otherwise, the output remains unchanged. That is, when a pulse width is equal to or greater than three sampling clock cycles, the pulse is input as a signal. When a pulse width is less than three sampling clock cycles, the pulse is considered as a noise to be removed.




Figure 16.54 Block Diagram of Digital Filter

#### 16.3.12 Function of Changing Output Pins for GR

With the settings of bits IOC3 and IOD3 in TRDIORC, pins for outputs of compare match signals for GRC and GRD can be changed from the FTIOC and FTIOD pins to the FTIOA and FTIOB pins. This means that the compare match A signal ORed with the compare match C signal can be output on the FTIOA pin. The compare match B ORed with the compare match D signal can be output on the FTIOB pin. Figure 16.55 is a block diagram of this function. The setting for channel 0 is independent of that for channel 1.




Figure 16.55 Block Diagram of Output Pins for GR




Figure 16.56 is an example when non-overlapped pulses are output on pins FTIOA0 and FTIOB0. In this example, TRDCNT\_0 functions as a periodic counter which is cleared on compare match A0 (bits CCLR2 to CCLR0 in TRDCR\_0 are set to B'001), an output signal is toggled on compare match A (bits IOA2 to IOA0 in TRDIORA\_1 are set to B'011), the output signal on the FTIOA pin is toggled on compare match C (GRC\_0) (bits IOC3 to IOC0 in TRDIORC\_1 are set to B'0X11), an output signal is toggled on compare match B (GRB\_0) (bits IOB2 to IOB0 in TRDIORA\_1 are set to B'011), and the output signal on the FTIOB pin is toggled on compare match D (GRD\_0) (bits IOD3 to IOD0 in TRDIORC\_1 are set to B'0X11). The cycle of the pulse is arbitrary.

Similarly, figure 16.57 is an example when non-overlapped pulses are output using TRDCNT\_1.






Figure 16.56 Example of Non-Overlapped Pulses Output on Pins FTIOA0 and FTIOB0 (TRDCNT\_0 Used)





### 16.3.13 A/D Conversion Start Trigger Setting Function

Timer RD can generate the A/D conversion start trigger signal by setting the timer RD A/D conversion start trigger control register (TRDADCR) or bits ADEG and ADTRG in the timer RD function control register (TRDFCR).

Figures 16.58 and 16.59 show examples of the A/D conversion trigger signal generation in complementary PWM mode.




Figure 16.58 Example of A/D Conversion Trigger Signal Generation in Complementary PWM Mode

<sup>(</sup>Trigger Asserted When TRDCNT\_0 Matches GRA\_0: ADEG = 0, ADTRG = 1)




Figure 16.59 Example of A/D Conversion Trigger Signal Generation in Complementary PWM Mode

(Trigger Asserted When TRDCNT\_1 Underflows: ADEG = 1, ADTRG = 1)

RENESAS

Figure 16.60 shows an example where the A/D conversion start trigger signal is generated by compare match. In this case, the TRDADCR register must be set.




Figure 16.60 Example of A/D Conversion Trigger Signal Generation by Compare Match

Figure 16.61 shows the timing for generating the A/D conversion start trigger by compare match.




Figure 16.61 Timing of A/D Conversion Start Trigger Generation



### 16.3.14 Operation by Event Clear

Using the event link controller (ELC), timer RD unit 0 can be made to operate in the following ways in relation to events occurring in other modules. Each channel 0 and 1 can be specified independently.

### (1) Staring Counter Operation

The start of counting operations by timer RD can be selected by ELOPA and ELOPB of the ELC. When the event specified by ELSR3 and ELSR4 occur, the STR[1:0] bits in TRDSTR are set to 1, which stars counting by timer RD. However, if the specified event occurs when the STR bit has already been set to 1, the event is not effective.

### (2) Counting Event

The counting of events by timer RD can be selected by ELOPA and ELOPB of the ELC. When the event specified in ELSR3 and ELSR4 occurs, event counter operation proceeds with that event as the source to drive counting, regardless of the setting of the TPSC[2:0] bits in TRDCR1. When the value of the counter is read, the value read out is the actual number of input events.

### (3) Input Capture

Input capture operation of timer RD can be selected by ELOPA and ELOPB of the ELC. When the event specified in ELSR3 and ELSR4 occurs, GRD captures the value of TRDCNT. When input capture operation initiated by an event link is in use, set the IOD[3:0] bits = b'1101 in TRDIORC of timer RD, set the STR bit in TRDSTR to 1, and then start the counter. Since input on the FTIOD pin becomes valid at the same time, fix the input to the FTIOD pin or take other measures such as not allocating the FTIOD pin to the port in the PMC, etc.



## 16.4 Interrupt Sources

There are three kinds of timer RD interrupt sources; input capture/compare match, overflow, and underflow. An interrupt is requested when the corresponding interrupt request flag is set to 1 while the corresponding interrupt enable bit is set to 1.

### 16.4.1 Status Flag Set Timing

### (1) IMF Flag Set Timing

The IMF flag is set to 1 by the compare match signal that is generated when the GR matches with the TRDCNT. The compare match signal is generated at the last state of matching (timing to update the counter value when the GR and TRDCNT match). Therefore, when the TRDCNT and GR matches, the compare match signal will not be generated until the TRDCNT input clock is generated. Figure 16.62 shows the timing to set the IMF flag.




Figure 16.62 IMF Flag Set Timing when Compare Match Occurs

### (2) IMF Flag Set Timing at Input Capture

When an input capture signal is generated, the IMF flag is set to 1 and the value of TRDCNT is simultaneously transferred to corresponding GR. Figure 16.63 shows the timing.




Figure 16.63 IMF Flag Set Timing at Input Capture

### (3) Overflow Flag (OVF) Set Timing

The overflow flag is set to 1 when the TRDCNT overflows. Figure 16.64 shows the timing.




Figure 16.64 OVF Flag Set Timing



### 16.4.2 Status Flag Clearing Timing

The status flag can be cleared by writing 0 after reading 1 from the CPU. Figure 16.65 shows the timing in this case.




Figure 16.65 Status Flag Clearing Timing

## 16.5 Usage Notes


### (1) Input Pulse Width of Input Clock Signal and Input Capture Signal

When the digital filtering function for input is not in use, the pulse width of the input clock signal and the input capture signal must be at least three system clock ( $\phi$ ) cycles when the TPSC2 to TPSC0 bits in TRDCR = B'0XX or B'10X, and at least 3 ×  $\phi$ 40 cycles for B'110; shorter pulses will not be detected correctly.



### (2) Conflict between TRDCNT Write and Clear Operations

If a counter clear signal is generated in the  $T_2$  state of a TRDCNT write cycle, TRDCNT clearing has priority and the TRDCNT write is not performed. Figure 16.66 shows the timing in this case.





### (3) Conflict between TRDCNT Write and Increment Operations

If TRDCNT is incremented in the  $T_2$  state of a TRDCNT write cycle, writing has priority. Figure 16.67 shows the timing in this case.

| TRDCNT write cycle $  \underbrace{T_1}_{T_2}   \underbrace{T_2}_{T_2}  $ |
|--|
| TRDCNT address   |
|  |
|  |
| N M<br>TRDCNT write data   |
|  |

Figure 16.67 Conflict between TRDCNT Write and Increment Operations



### (4) Conflict between GR Write and Compare Match

If a compare match occurs in the  $T_2$  state of a GR write cycle, GR write has priority and the compare match signal is disabled. Figure 16.68 shows the timing in this case.




Figure 16.68 Conflict between GR Write and Compare Match



### (5) Conflict between TRDCNT Write and Overflow/Underflow

If overflow/underflow occurs in the  $T_2$  state of a TRDCNT write cycle, TRDCNT write has priority without an increment operation. At this time, the OVF flag is set to 1. Figure 16.69 shows the timing in this case.

| φ                                    | TRDCNT write cycle $  \underbrace{T_1}_{T_2}   \underbrace{T_2}_{T_2}  $ |
|--------------------------------------|--|
|                                      | TRDCNT address   |
| WTRDCNT<br>(internal write signal) . |  |
| TRDCNT input clock                   |  |
| Overflow signal                      |  |
| TRDCNT                               | H'FFFF M<br>TRDCNT write data  |
| OVF                                  |  |

Figure 16.69 Conflict between TRDCNT Write and Overflow



### (6) Conflict between GR Read and Input Capture

If an input capture signal is generated in the  $T_2$  state of a GR read cycle, the data that is read will be transferred before input capture transfer. Figure 16.70 shows the timing in this case.






Figure 16.70 Conflict between GR Read and Input Capture



### (7) Conflict between Count Clearing and Increment Operations by Input Capture

If an input capture and increment signals are simultaneously generated, count clearing by the input capture operation has priority without an increment operation. The TRDCNT contents before clearing counter are transferred to GR. Figure 16.71 shows the timing in this case.







### (8) Conflict between GR Write and Input Capture

If an input capture signal is generated in the  $T_2$  state of a GR write cycle, the input capture operation has priority and the write to GR is not performed. Figure 16.72 shows the timing in this case.

| φ                              | GR write cycle<br>$  \xrightarrow{T_1}   \xrightarrow{T_2}  $ |
|--------------------------------|---|
| Address bus                    | GR address  |
| WGR<br>(internal write signal) |   |
| Input capture signal           |   |
| TRDCNT                         | Ν   |
| GR                             | M GR write data   |
|                                |   |

Figure 16.72 Conflict between GR Write and Input Capture



#### (9) Notes on Setting Reset Synchronous PWM Mode/Complementary PWM Mode

When bits CMD1 and CMD0 in TRDFCR are set, note the following:

- Write bits CMD1 and CMD0 while TRDCNT\_1 and TRDCNT\_0 are halted.
- Changing the settings of reset synchronous PWM mode to complementary PWM mode or vice versa is disabled. Set reset synchronous PWM mode or complementary PWM mode after the normal operation (bits CMD1 and CMD0 are cleared to 0) has been set.

### (10) Note on Writing to the TOA0 to TOD0 Bits and the TOA1 to TOD1 Bits in TRDOCR

The TOA0 to TOD0 bits and the TOA1 to TOD1 bits in TRDOCR decide the value of the FTIO pin, which is output until the first compare match occurs. Once a compare match occurs and this compare match changes the values of FTIOA0 to FTIOD0 and FTIOA1 to FTIOD1 output, the values of the FTIOA0 to FTIOD0 and FTIOA1 to FTIOD1 pin output and the values read from the TOA0 to TOD0 and TOA1 to TOD1 bits may differ. Moreover, when the writing to TRDOCR and the generation of the compare match A0 to D0 and A1 to D1 occur at the same timing, the writing to TRDOCR has the priority. Thus, output change due to the compare match is not reflected to the FTIOA0 to FTIOD0 and FTIOA1 to FTIOD1 pins. Therefore, when bit manipulation instruction is used to write to TRDOCR, the values of the FTIOA0 to FTIOD0 and FTIOA1 to FTIOD1 pin output may result in an unexpected result. When TRDOCR is to be written to while compare match is operating, stop the counter once before accessing to TRDOCR, read the port 6 state to reflect the values of FTIOA0 to FTIOD0 and FTIOA1 to FTIOD1 output, to TOA0 to TOD0 and TOA1 to TOD1, and then restart the counter. Figure 16.73 shows an example when the compare match and the bit manipulation instruction to TRDOCR occur at the same timing.






Figure 16.73 When Compare Match and Bit Manipulation Instruction to TRDOCR Occur at the Same Timing



# (11) Restrictions on Access to Registers when Internal \$40 Clock is Selected as Counter Clock

When the internal  $\phi$ 40 clock is selected as the counter clock (the TPSC[2:0] bits in TRDCR = 110), if any register of timer RD is to be read immediately after writing to another register in a given module, proceed with reading after having executed one NOP instruction.

Timer RD unit 0 and 1 are considered to be separate modules, but channels 0 and 1 (or channels 2 and 3) of the same unit are considered to be in the same module.




Figure 16.74 Example of Flow for Reading Immediately after Writing to a Register





## Section 17 Timer RE

Timer RE is a timer that provides a realtime clock function to count time ranging from a second to a week and a compare-match function. Figure 17.1 shows a block diagram of the timer RE.

## 17.1 Features

- Realtime clock mode
  - Counts seconds, minutes, hours, and day-of-week
  - Start/stop function
  - Reset function
  - Readable/writable counter of seconds, minutes, hours, and day-of-week with BCD codes
  - Periodic (seconds, minutes, hours, days, and weeks) interrupts
- Output-compare mode
  - 8-bit counter with a compare-match function
  - Selection of clock source
  - Compare-match interrupt






Figure 17.1 Block Diagram of Timer RE

Table 17.1 shows the timer RE input/output pin.

### Table 17.1 Pin Configuration

| Pin Name | I/O    | Function                      |
|----------|--------|-------------------------------|
| TREO     | Output | Clock or compare-match output |

## **17.2** Register Descriptions

The timer RE has the following registers.

- Timer RE second data register/counter data register (TRESEC)
- Timer RE minute data register (TREMIN)
- Timer RE hour data register (TREHR)
- Timer RE day-of-week data register (TREWK)
- Timer RE control register 1 (TRECR1)
- Timer RE control register 2 (TRECR2)
- Timer RE clock source select register (TRECSR)
- Timer RE interrupt flag register (TREIRF)



### 17.2.1 Timer RE Second Data Register/Counter Data Register (TRESEC)

| BSY       SC12       SC11       SC10       SC03       SC02       SC01       SC02         Value after reset:   |       |                | ddress: H'FFFFA8 |            |                            |                                      |                            |                           |                            |      |
|---|-------|----------------|------------------|------------|----------------------------|--------------------------------------|----------------------------|---------------------------|----------------------------|------|
| Value after reset:  |       | Bit:           | Bit: b7          | b6         | b5                         | b4                                   | b3                         | b2                        | b1                         | b0   |
| <ul> <li>Realtime clock mode</li> <li>Bit Symbol Bit Name Description</li> <li>7 BSY Timer RE busy This bit is set to 1 when the timer RE is updating (calculating) I the values of second, minute, hour, and day-of-week data registers. When this bit is 0, the values of second, minute, hour, and day-of-week data registers must be adopted.</li> <li>6 SC12 Counting ten's position of seconds</li> </ul>   |       |                | BSY              | SC12       | SC11                       | SC10                                 | SC03                       | SC02                      | SC01                       | SC00 |
| Bit       Symbol       Bit Name       Description         7       BSY       Timer RE busy       This bit is set to 1 when the timer RE is updating (calculating) I the values of second, minute, hour, and day-of-week data registers. When this bit is 0, the values of second, minute, hour, and day-of-week data registers must be adopted.         6       SC12       Counting ten's position of seconds       Counts on 0 to 5 for 60-second counting. | Value | e after reset: | r reset:         | —          | _                          | —                                    | —                          | —                         | —                          | —    |
| 7       BSY       Timer RE busy       This bit is set to 1 when the timer RE is updating (calculating) I the values of second, minute, hour, and day-of-week data registers. When this bit is 0, the values of second, minute, hour, and day-of-week data registers must be adopted.         6       SC12       Counting ten's position of seconds  | -     |                |                  |            |                            |                                      |                            |                           |                            |      |
| 6       SC12       Counting ten's       Counts on 0 to 5 for 60-second counting.         5       SC11       position of seconds       1   | Bit   | Symbol         | mbol Bit Name    | De         | scription                  |                                      |                            |                           |                            | R/W  |
| 5 SC11 position of seconds  | 7     | BSY            | Y Timer RE t     | the<br>reg | values of s<br>isters. Whe | econd, mir<br>n this bit is          | nute, hour,<br>0, the valu | and day-of<br>ues of seco | f-week data<br>ond, minute | a    |
| seconds   | 6     | SC12           |                  |            | unts on 0 to               | 5 for 60-s                           | econd cou                  | nting.                    |                            | R/W  |
|   | 5     | SC11           | 11 ·             |            |                            |                                      |                            |                           |                            | R/W  |
| 4 3010  | 4     | SC10           |                  |            |                            |                                      |                            |                           |                            | R/W  |
| 3 SC03 Counting one's Counts on 0 to 9 once per second. When a carry is   | 3     | SC03           | 03 Counting o    | one's Co   | unts on 0 to               | 9 once pe                            | r second.                  | When a ca                 | rry is                     | R/W  |
| 2 SC02 position of generated, 1 is added to the ten's position.   | 2     | SC02           | 02 '             | ger        | nerated, 1 is              | d, 1 is added to the ten's position. |                            |                           |                            |      |
|   | 1     | SC01           |                  |            |                            |                                      |                            |                           |                            | R/W  |
| 0 SC00  | 0     | SC00           | 00               |            |                            |                                      |                            |                           |                            | R/W  |

• Output-compare mode

| Bit | Symbol | Bit Name | Description  | R/W |
|-----|--------|----------|--|-----|
| 7   | BSY    | _        | Used as an 8-bit register for reading the counter data.    | R   |
| 6   | SC12   | _        | The counter value is retained when counting is stopped.    | R/W |
| 5   | SC11   | _        | This register is initialized to H'00 with a compare-match. | R/W |
| 4   | SC10   | _        |  | R/W |
| 3   | SC03   | _        |  | R/W |
| 2   | SC02   | _        |  | R/W |
| 1   | SC01   | _        |  | R/W |
| 0   | SC00   | _        |  | R/W |

TRESEC counts the BCD-coded second value in realtime clock mode. TRESEC is incremented from decimal 00 to 59. TRESEC is used as an 8-bit register for reading the counter data in output-compare mode.

### 17.2.2 Timer RE Minute Data Register/Compare Data Register (TREMIN)

|      | Address:       | H'FFFFA9            |                 |  |            |              |            |        |      |
|------|----------------|---------------------|-----------------|--|------------|--------------|------------|--------|------|
|      | Bit:           | b7                  | b6              | b5   | b4         | b3           | b2         | b1     | b0   |
|      |                | BSY                 | MN12            | MN11   | MN10       | MN03         | MN02       | MN01   | MN00 |
| Valu | e after reset: | _                   | —               | —  | —          | —            | —          | _      | —    |
| -    |                | clock mode          | _               |  |            |              |            |        |      |
| Bit  | Symbol         | Bit Name            | De              | scription  |            |              |            |        | R/W  |
| 7    | BSY            | Timer RE b          | ,<br>the<br>reg | his bit is set to 1 when the timer RE is updating (calculating<br>ne values of second, minute, hour, and day-of-week data<br>egisters. When this bit is 0, the values of second, minute,<br>our, and day-of-week data registers must be adopted. |            |              |            |        |      |
| 6    | MN12           | Counting te         | n's Co          | unts on 0 to   | 5 for 60-m | ninute cour  | nting.     |        | R/W  |
| 5    | MN11           | position of minutes |                 |  |            |              |            |        | R/W  |
| 4    | MN10           | - minutes           |                 |  |            |              |            |        | R/W  |
| 3    | MN03           | Counting or         | ne's Co         | unts on 0 to   | 9 once pe  | er minute. V | When a cai | rry is | R/W  |
| 2    | MN02           | position of minutes | gei             | nerated, 1 is  | s added to | the ten's p  | osition.   |        | R/W  |
| 1    | MN01           | - minutes           |                 |  |            |              |            |        | R/W  |
| 0    | MN00           | -                   |                 |  |            |              |            |        | R/W  |

• Output-compare mode

| Bit | Symbol | Bit Name | Description  | R/W |
|-----|--------|----------|--|-----|
| 7   | BSY    | _        | Used as an 8-bit register for storing the compare data.  | R   |
| 6   | MN12   | -        | The setting range is H'01 to H'FF.   | R/W |
| 5   | MN11   | -        | This register can be written to only when counting is stopped (when TSTART and TCSTF in TRECR1 are 0). | R/W |
| 4   | MN10   | -        |  | R/W |
| 3   | MN03   | -        |  | R/W |
| 2   | MN02   | _        |  | R/W |
| 1   | MN01   | _        |  | R/W |
| 0   | MN00   | _        |  | R/W |

TREMIN counts the BCD-coded minute value on the carry generated once per minute by the TRESEC counting in realtime clock mode. TREMIN is incremented from decimal 00 to 59. TREMIN is used as an 8-bit register for storing the compare data in output-compare mode.

### 17.2.3 Timer RE Hour Data Register (TREHR)

|      | Address:       | H'FFFFAA             |   |                  |               |             |             |             |           |
|------|----------------|----------------------|---|------------------|---------------|-------------|-------------|-------------|-----------|
|      | Bit:           | b7                   | b6  | b5               | b4            | b3          | b2          | b1          | b0        |
|      |                | BSY                  |   | HR11             | HR10          | HR03        | HR02        | HR01        | HR00      |
| Valu | e after reset: | _                    | 0   | _                | _             | _           |             | _           | —         |
| Bit  | Symbol         | Bit Name             |   | Description      |               |             |             |             | R/W       |
| 7    | BSY            | Timer RE             | imer RE busy This bit is set to 1 when the timer RE is updating (calculating) the values of second, minute, hour, and day-of-week data registers. When this bit is 0, the values of second, minute, hour, and day-of-week data registers must be adopted. |                  |               |             |             |             |           |
| 6    |                | Reserved             |   | This bit is read | d as 0. The   | write value | e should be | e 0.        | _         |
| 5    | HR11           | Counting             |   | Counts on 0 to   | o 2 for ten's | position o  | f hours     |             | R/W       |
| 4    | HR10           | position of hours    | f   |                  |               |             |             |             | R/W       |
| 3    | HR03           | Counting             |   |                  | •             |             | nen a carry | is generate | ed, 1 R/W |
| 2    | HR02           | position of<br>hours | f   | is added to the  | e ten's posi  | tion.       |             |             | R/W       |
| 1    | HR01           | - 110010             |   |                  |               |             |             |             | R/W       |
| 0    | HR00           |                      |   |                  |               |             |             |             | R/W       |

TREHR is used in realtime clock mode and counts the BCD-coded hour value on the carry generated once per hour by TREMIN. TREHR is incremented either from decimal 00 to 11 or 00 to 23 by the selection of the 12/24 bit in TRECR1. This register is not used in output-compare mode.



| А          | ddress: H'FF | FFAB   |        |             |                             |                           |               |   |      |
|------------|--------------|--------|--------|-------------|-----------------------------|---------------------------|---------------|---|------|
|            | Bit:         | b7     | b6     | b5          | b4                          | b3                        | b2            | b1  | b0   |
|            |              | BSY    | _      | _           | _                           | _                         |               | WK[2:0]   |      |
| Value afte | er reset:    | _      | 0      | 0           | 0                           | 0                         | —             | —   | _    |
| Bit Symbol |              | Bit Na | ame    | Descriptio  | on                          |                           |               |   | R/W  |
| 7          |              |        |        |             | g) the valu<br>ata register | es of seco<br>rs. When tl | his bit is 0, | odating<br>, hour, and<br>the values<br>ata registers | of   |
| 6 to 3     |              | Reser  | ved    | These bits  | are read a                  | as 0. The v               | vrite value   | should be C   | ). — |
| 2 to 0     | WK[2:0]      |        | f-week | 000: Sund   | ay                          |                           |               |   | R/W  |
|            |              | counti | ng     | 001: Mond   | lay                         |                           |               |   |      |
|            |              |        |        | 010: Tues   | day                         |                           |               |   |      |
|            |              |        |        | 011: Wedr   | nesday                      |                           |               |   |      |
|            |              |        |        | 100: Thurs  | sday                        |                           |               |   |      |
|            |              |        |        | 101: Frida  | У                           |                           |               |   |      |
|            |              |        |        | 110: Satur  | day                         |                           |               |   |      |
|            |              |        |        | 111: Settir | ng prohibite                | ed                        |               |   |      |

### 17.2.4 Timer RE Day-of-Week Data Register (TREWK)

TREWK is used in realtime clock mode and counts the BCD-coded day-of-week value on the carry generated once per day by TREHR. Bits WK[2:0] indicate the day of the week with a binary code, ranging from decimal 0 to 6. This register is not used in output-compare mode.



### 17.2.5 Timer RE Control Register 1 (TRECR1)

Address: H'FFFFAC Bit<sup>.</sup> b7 b6 b5 b4 b3 b2 b1 b0 TSTART H12 H24 РМ TRERST INT TOFNA TCSTE Value after reset: 0 0 0 0 Realtime clock mode **Bit Symbol** Bit Name Description R/W 0: Stops timer counter operation 7 TSTART Counter R/W operation start 1: Starts timer counter operation 0: The timer RE operates in 12-hour mode. TREHR 6 H12\_H24\*1 Operating R/W counts on 0 to 11. mode 1: The timer RE operates in 24-hour mode. TREHR counts on 0 to 23. 5 PM\*<sup>1</sup> 0: Indicates a.m. when the timer RE is in the 12-hour R/W a.m./p.m. mode. 1: Indicates p.m. when the timer RE is in the 12-hour mode. 0: Normal operation R/W 4 TRESET Reset 1: Resets all the registers and control circuits. except TRECSR and the TOENA and TRESET bits in this register. Clear this bit to 0 after having been set to 1. 3 INT\*1 Interrupt 0: Generates a second, minute, hour, or day-of-week R/W periodic interrupt during timer RE busy period. generation timing 1: Generates a second, minute, hour, or day-of-week periodic interrupt immediately after completing timer RE busy period.\*2 2 TOENA TREO pin 0: Disables timer RE divided clock output. R/W output enable 1: Enables timer RE divided clock output. 1 TCSTF Operation 0: Indicates that timer RE operation has been stopped. R status flag 1: Indicates that timer RE operation is in progress. 0 Reserved This bit is read as 0. The write value should be 0.

Note: 1. Bits H12\_H24, PM, and INT should be set when the timer RE operation is stopped.

2. This bit should be set to 1 in realtime clock mode and cleared to 0 in output compare mode.

TRECR1 controls start/stop and reset of the counter. For the definition of time expression, see figure 17.2.

|                             |             |              |         |         |          |          |           |         |      |        |      | No | on |     |         |     |    |    |
|-----------------------------|-------------|--------------|---------|---------|----------|----------|-----------|---------|------|--------|------|----|----|-----|---------|-----|----|----|
| 24-hour<br>count            | 0 1 2 3 4 5 |              |         |         |          |          |           | 7       | 8    | 9      | 10   | 11 | 12 | 13  | 14      | 15  | 16 | 17 |
| 12-hour<br>count            | 0           | 1            | 2       | 3       | 4        | 5        | 6         | 7       | 8    | 9      | 10   | 11 | 0  | 1   | 2       | 3   | 4  | 5  |
| PM                          |             |              |         |         |          | 0 (1     | Morning   | g)      |      |        |      |    |    | 1 ( | Afterno | on) |    |    |
|                             |             | 000 (Sunday) |         |         |          |          |           |         |      |        |      |    |    |     |         |     |    |    |
| TREWK                       |             |              |         |         |          |          |           |         |      | ) (Sun | day) |    |    |     |         |     |    |    |
| TREWK                       |             |              |         |         |          |          | Date      | e chang |      | ) (Sun | day) |    |    |     |         |     |    |    |
| 24-hour<br>count            | 18          | 19           | 20      | 21      | 22       | 23       | Date<br>0 | e chang |      | 3 (Sun | day) |    |    |     |         |     |    |    |
| 24-hour                     | 18<br>6     | 19<br>7      | 20<br>8 | 21<br>9 | 22<br>10 | 23<br>11 | /         |         | ges. |        |      |    |    |     |         |     |    |    |
| 24-hour<br>count<br>12-hour |             | 7            | -       | 9       |          |          | 0         | 1       | ges. | 3      |      |    |    |     |         |     |    |    |

Figure 17.2 Definition of Time Expression



• Output-compare mode

| Bit | Symbol  | Bit Name                          | Description   | R/W |
|-----|---------|-----------------------------------|---|-----|
| 7   | TSTART  | Counter                           | 0: Stops timer counter operation.   | R/W |
|     |         | operation start                   | 1: Starts timer counter operation.  |     |
| 6   | H12_H24 | Operating mode                    | 0 should be written to this bit in output-compare mode.   | R/W |
| 5   | PM      | a.m./p.m.                         | 0 should be written to this bit in output-compare mode.   | R/W |
| 4   | TRESET  | Reset                             | 0: Normal operation   | R/W |
|     |         |                                   | 1: Resets all the registers and control circuits, except TRECSR and the TOENA and TRESET bits in this register. Clear this bit to 0 after having been set to 1. |     |
| 3   | INT     | Interrupt<br>generation<br>timing | 0 should be written to this bit in output-compare mode.   | R/W |
| 2   | TOENA   | TREO pin                          | 0: Disables timer RE divided clock output.  | R/W |
|     |         | output enable                     | 1: Enables timer RE divided clock output.   |     |
| 1   | TCSTF   | Operation status                  | 0: Indicates that timer RE operation has been stopped.  | R   |
|     |         | flag                              | 1: Indicates that timer RE operation is in progress.  |     |
| 0   |         | Reserved                          | This bit is read as 0. The write value should be 0.   |     |

Note: After writing 1 to TSTART, the timer RE should not be accessed before reading 1 from TCSTF, with the exception of reading TCSTF. Similarly, after writing 0 to TSTART, the timer RE should not be accessed before reading 0 from TCSTF, with the exception of reading TCSTF.

### 17.2.6 Timer RE Control Register 2 (TRECR2)

| Address: H'FFFAD     |                     |  |               |  |  |              |               |             |        |  |  |
|----------------------|---------------------|--|---------------|--|--|--------------|---------------|-------------|--------|--|--|
|                      | Bit:                | b7                                     | b6            | b5   | b4   | b3           | b2            | b1          | b0     |  |  |
|                      | Γ                   | _                                      | _             | COMIE  | WKIE   | DYIE         | HRIE          | MNIE        | SEIE   |  |  |
| Value after reset: 0 |                     | 0                                      | 0             | 0  | 0  | 0            | 0             | 0           |        |  |  |
| Bit                  | Bit Symbol Bit Name |  | Descrip       | Description                                  |  |              |               |             |        |  |  |
| 7, 6                 | _                   | Reserve                                | ed            | These b                                      | These bits are read as 0. The write value should be 0. $-$ |              |               |             |        |  |  |
| 5                    | COMIE               | Compare-match interrupt enable         |               | 0: Disal                                     | 0: Disables a compare-match interrupt                      |              |               |             |        |  |  |
|                      |                     |  |               | 1: Enab                                      | 1: Enables a compare-match interrupt                       |              |               |             |        |  |  |
|                      |                     |  |               | This bit                                     | This bit should be 0 in realtime clock mode.               |              |               |             |        |  |  |
| 4                    | WKIE                | Week periodic<br>interrupt enable      |               | 0: Disal                                     | 0: Disables a week periodic interrupt                      |              |               |             |        |  |  |
|                      |                     |  |               | 1: Enables a week periodic interrupt         |  |              |               |             |        |  |  |
|                      |                     |  |               | This bit should be 0 in output-compare mode. |  |              |               |             |        |  |  |
| 3                    | DYIE                | Day periodic<br>interrupt enable       |               | 0: Disal                                     | R/W  |              |               |             |        |  |  |
|                      |                     |  |               | 1: Enab                                      |  |              |               |             |        |  |  |
|                      |                     |  |               | This bit                                     |  |              |               |             |        |  |  |
| 2                    | HRIE                | Hour periodic<br>interrupt enable      |               | 0: Disal                                     | R/W  |              |               |             |        |  |  |
|                      |                     |  |               | 1: Enab                                      |  |              |               |             |        |  |  |
|                      |                     |  |               | This bit                                     |  |              |               |             |        |  |  |
| 1                    | MNIE                | IE Minute periodic<br>interrupt enable |               | 0: Disal                                     | R/W  |              |               |             |        |  |  |
|                      |                     |  |               | 1: Enab                                      |  |              |               |             |        |  |  |
|                      |                     |  |               | This bit should be 0 in output-compare mode. |  |              |               |             |        |  |  |
| 0                    | SEIE                |  | ond periodic  | 0: Disables a second periodic interrupt      |  |              |               |             |        |  |  |
|                      |                     | interrupt enable                       |               | 1: Enables a second periodic interrupt       |  |              |               |             |        |  |  |
|                      |                     |  |               | This bit                                     |  |              |               |             |        |  |  |
| Notes                | s: 1. Wh            | en usina i                             | interrupts. 1 | this registe                                 | r should be  | e set last a | fter other re | egisters ar | e set. |  |  |

Notes: 1. When using interrupts, this register should be set last after other registers are set.

2. The COMIE bit should be set when counting operation is stopped.

3. Bits WKIE, DYIE, HRIE, MNIE, and SEIE should be set when timer RE operation is stopped.

TRECR2 controls timer RE periodic interrupts of weeks, days, hours, minutes, and seconds in realtime clock mode. Enabling interrupts of weeks, days, hours, minutes, and seconds sets the interrupt request flag to 1 in the timer RE interrupt flag register (TREIFR) when an interrupt occurs. It also controls a compare-match interrupt when output-compare mode is used.



### 17.2.7 Timer RE Interrupt Flag Register (TREIFR)

|                        | Address: H'FFFAE |   |  |  |             |             |               |              |      |  |  |  |  |  |
|------------------------|------------------|---|--|--|-------------|-------------|---------------|--------------|------|--|--|--|--|--|
|                        | Bit:             | b7  | b6   | b5   | b4          | b3          | b2            | b1           | b0   |  |  |  |  |  |
|                        |                  |   |  | COMF   | WKF         | DYF         | HRF           | MNF          | SECE |  |  |  |  |  |
| Value after reset: 0 0 |                  |   | 0  | 0  | 0           | 0           | 0             | 0            |      |  |  |  |  |  |
| Bit                    | Symbol           | Bit Na  | ime  | Description  | n           |             |               |              | R/W  |  |  |  |  |  |
| 7, 6                   | _                | Reser   | ved  | These bits a   | are read as | 0. The w    | rite value sl | nould be 0.  | _    |  |  |  |  |  |
| 5                      | COMF             | Compare-                                      |  | [Setting cor   | dition]     |             |               |              | R/W  |  |  |  |  |  |
|                        |                  | match<br>interrupt<br>request flag            | <ul> <li>When the counter value matches the value set in<br/>TREMIN in output-compare mode.</li> <li>[Clearing condition]</li> </ul> |  |             |             |               |              |      |  |  |  |  |  |
|                        |                  |   |  | <ul> <li>When 1 is read from the bit and then 0 is written to<br/>the bit.</li> </ul>                              |             |             |               |              |      |  |  |  |  |  |
| 4                      | WKF              | KF Week periodic<br>interrupt<br>request flag | [Setting condition]  |  |             |             |               |              |      |  |  |  |  |  |
|                        |                  |   | • When bits WK[2:0] in TREWK reach B'000 in realtime clock mode.   |  |             |             |               |              |      |  |  |  |  |  |
|                        |                  |   | [Clearing condition]   |  |             |             |               |              |      |  |  |  |  |  |
|                        |                  |   | • When 1 is read from the bit and then 0 is written to the bit.  |  |             |             |               |              |      |  |  |  |  |  |
|                        |                  |   |  | When the DTC is activated with a week periodic interrupt<br>and the DISEL bit in the MRB register of the DTC is 1. |             |             |               |              |      |  |  |  |  |  |
| 3                      | DYF              |   |  | [Setting condition]  |             |             |               |              |      |  |  |  |  |  |
|                        |                  | interrupt<br>request flag                     | • Each time TREWK is updated in realtime clock mode. (Occurs every day)  |  |             |             |               |              |      |  |  |  |  |  |
|                        |                  |   |  | [Clearing conditions]  |             |             |               |              |      |  |  |  |  |  |
|                        |                  |   |  | • When 1 the bit.  | is read fro | m the bit a | and then 0 i  | s written to | to   |  |  |  |  |  |
|                        |                  |   |  | • When the DTC is activated with a day periodic interrupt and the DISEL bit in the MRB register of the DTC is 1.   |             |             |               |              |      |  |  |  |  |  |

| Bit | Symbol | Bit Name                              | Description   | R/W |  |  |  |  |
|-----|--------|---------------------------------------|---|-----|--|--|--|--|
| 2   | HRF    | Hour periodic                         | [Setting condition]   |     |  |  |  |  |
|     |        | interrupt<br>request flag             | • Each time TREHR is updated in realtime clock mode. (Occurs every hour)  |     |  |  |  |  |
|     |        |                                       | [Clearing conditions]   |     |  |  |  |  |
|     |        |                                       | • When 1 is read from the bit and then 0 is written to the bit.   |     |  |  |  |  |
|     |        |                                       | • When the DTC is activated with an hour periodic interrupt and the DISEL bit in the MRB register of the DTC is 1.  |     |  |  |  |  |
| 1   | MNF    | Minute                                | [Setting condition]   | R/W |  |  |  |  |
|     |        | periodic<br>interrupt<br>request flag | • Each time TREMIN is updated in realtime clock mode. (Occurs every minute)   |     |  |  |  |  |
|     |        |                                       | [Clearing conditions]   |     |  |  |  |  |
|     |        |                                       | • When 1 is read from the bit and then 0 is written to the bit.   |     |  |  |  |  |
|     |        |                                       | • When the DTC is activated with a minute periodic interrupt and the DISEL bit in the MRB register of the DTC is 1. |     |  |  |  |  |
| 0   | SECF   | Second                                | [Setting condition]   | R/W |  |  |  |  |
|     |        | periodic<br>interrupt<br>request flag | <ul> <li>Each time TRESEC is updated in realtime clock<br/>mode. (Occurs every second)</li> </ul>                   |     |  |  |  |  |
|     |        | request hay                           | [Clearing conditions]   |     |  |  |  |  |
|     |        |                                       | • When 1 is read from the bit and then 0 is written to the bit.   |     |  |  |  |  |
|     |        |                                       | • When the DTC is activated with a second periodic interrupt and the DISEL bit in the MRB register of the DTC is 1. |     |  |  |  |  |



### 17.2.8 Timer RE Clock Source Select Register (TRECSR)

| Address: H'FFFFAF                     |                               |            |   |             |                                     |      |              |                 |     |  |  |
|---------------------------------------|-------------------------------|------------|---|-------------|-------------------------------------|------|--------------|-----------------|-----|--|--|
|                                       | Bit:                          | b7         | b6  | b5          | b4                                  | b3   | b2           | b1              | b0  |  |  |
|                                       | —                             |            | RCS[6:4]  | RCS[6:4]    |                                     | RCS2 | RCS[1:0      | )]              |     |  |  |
| Value after reset: 0                  |                               |            | 0   | 0           | 0                                   | 1    | 0            | 0               | 0   |  |  |
| Bit Symbol Bit Name                   |                               |            | Des   | Description |                                     |      |              |                 |     |  |  |
| 7                                     | _                             | Re         | Reserved This bit is read as 0. The write value should be 0 |             |                                     |      | should be 0. | _               |     |  |  |
| 6 to 4                                | RCS[6:4]                      |            | ock output  | 000:        | ф/2                                 |      |              |                 | R/W |  |  |
|                                       |                               | sel        | ect   | 001:        | 001:                                |      |              |                 |     |  |  |
|                                       |                               |            |   | 010:        | 010: φ/8                            |      |              |                 |     |  |  |
|                                       |                               |            |   |             | Compare-<br>compare r               |      | out (Only va | alid in output- |     |  |  |
|                                       |                               |            |   | 100:        | 100:                                |      |              |                 |     |  |  |
| 101: 1 Hz (Only valid in realtime clo |                               |            |   |             |                                     |      | altime cloc  | k mode)         |     |  |  |
|                                       |                               |            |   | 11x:        | 11x: Setting prohibited             |      |              |                 |     |  |  |
| 3                                     | RCS3                          | Мс         | Mode select   | 0: O        | 0: Output-compare mode              |      |              |                 |     |  |  |
|                                       |                               |            |   | 1: R        | 1: Realtime clock mode              |      |              |                 |     |  |  |
| 2                                     | RCS2                          |            | oit counter   | (Onl        | (Only valid in output-compare mode) |      |              |                 |     |  |  |
|                                       |                               | selec      | elect   | 0: D        | 0: Does not use the 4-bit counter.  |      |              |                 |     |  |  |
|                                       |                               |            |   | 1: U        | 1: Uses the 4-bit counter.          |      |              |                 |     |  |  |
| 1, 0                                  | RCS[1:0]                      | 1:0] Clocl | Clock source  | 00: φ/2     |                                     |      |              |                 |     |  |  |
|                                       | * <sup>1</sup> * <sup>3</sup> | sel        | ect   | 01: (       | /4                                  |      |              |                 |     |  |  |
|                                       |                               |            |   | 10: 🤇       | 10:                                 |      |              |                 |     |  |  |
|                                       |                               |            |   | 11: (       | 11:                                 |      |              |                 |     |  |  |

[Legend]

X: Don't care

- Notes: 1. RCS[1:0] should be set when realtime clock mode is used or when counter operation is stopped.
  - 2. RCS[6:4] should be set when the TOENA bit in TRECR1 is 0.
  - 3. In output compare mode, when the CPU is in a  $\phi$ sub clock mode, do not select the  $\phi$ sub clock as the clock source for the timer.

TRECSR selects clock output, operating mode, and clock source.

- RCS6 to RCS4 (clock output select) Selects a clock output from the TREO pin when the TOENA bit in TRECR1 is set to 1.
- RCS1 and RCS0 (clock source select)

Selects a clock source for output-compare mode. For realtime clock mode, the subclock  $\phi$ sub (32.768 kHz) is selected regardless of the setting of these bits.



## 17.3 Operation of Realtime Clock Mode

### 17.3.1 Initial Settings of Registers after Power-On

The timer RE registers that contain second, minute, hour, and day-of-week data are not initialized by a reset by the  $\overline{\text{RES}}$  pin, LVD, or watchdog timer. Therefore, all registers must be set to their initial values after power-on. Once the register settings are made, the timer RE provides an accurate time as long as power is supplied regardless of the  $\overline{\text{RES}}$  pin, VLD, or watchdog timer reset.

### 17.3.2 Initial Setting Procedure

Figure 17.3 shows the procedure for the initial setting of the timer RE to be used in realtime clock mode. To set the timer RE again, also follow this procedure.






Figure 17.3 Initial Setting Procedure



### 17.3.3 Data Reading Procedure in Realtime Clock Mode

When the seconds, minutes, hours, or day-of-week datum is updated while time data is being read, the data obtained may not be correct, and so the time data must be read again. Figure 17.4 shows an example in which correct data is not obtained. In this example, since only TRESEC is read after data update, about 1-minute inconsistency occurs.

The following three methods can be used to avoid reading in this timing:

- 1. Check the setting of the BSY bit, and when the BSY bit changes from 1 to 0, read from the second, minute, hour, and day-of-week registers. When about 62.5 ms is passed after the BSY bit is set to 1, the registers are updated, and the BSY bit is cleared to 0.
- 2. Making use of interrupts, read from the second, minute, hour, and day-of week registers after the SECF flag in TREIFR is set to 1 and the BSY bit is confirmed to be 0.
- 3. Read from the second, minute, hour, and day-of week registers twice in a row, and if there is no change in the read data, the read data is used.





Figure 17.4 Example: Reading of Inaccurate Time Data



### 17.3.4 Operation in Realtime Clock Mode






Figure 17.5 Example of Realtime Clock Mode Operation



## 17.4 Operation of Output Compare Mode

Writing 0 to the RCS3 bit in TRECSR sets the timer RE in output compare mode and causes it to operate as a counter provided with an 8-bit compare match function. Four count sources can be selected. When used in output compare mode, the timer RE should be initialized in reference to figure 17.3.

The count source selected by the RCS1 and RCS0 bits is divided into two and counted with an 8bit counter. Setting 1 to the RCS2 bit in TRECSR causes the count source divided into two to be counted with a 4-bit counter, and the 8-bit counter counts overflows of the 4-bit counter.

TREMIN sets a compare value. By reading TRESEC, it is possible to read values from the 8-bit counter. In this mode, TREHR or TREWK is not used. Setting bits RCS6 to RCS4 in TRECSR to B'011 and setting the TOENA bit in TRECR1 to 1 produces toggle output from the TREO pin each time the value of the 8-bit counter matches the value of TREMIN (initial value: low output).

Also, by setting the COMIE bit in TRECR2 to 1, it is possible to generate a compare match interrupt request. The counter, using the TSTART bit in TRECR1, controls the start/stop of counter operation.

Figure 17.6 shows a block diagram of output compare mode; figure. 17.7 shows an operation example.






Figure 17.6 Block Diagram of Output Compare Mode






Figure 17.7 Example of Output Compare Mode Operation



## 17.5 Interrupt Sources

There are six kinds of timer RE interrupts: week interrupts, day interrupts, hour interrupts, minute interrupts, and second interrupts in realtime clock mode, and compare-match interrupts in output compare mode. Table 17.2 shows the interrupt sources.

When using an interrupt, initiate the timer RE last after other registers are set. Independent vector addresses are allocated to each timer RE interrupt source.

| Interrupt Name            | Interrupt Source  | Interrupt Enable Bit |
|---------------------------|---|----------------------|
| Compare-match interrupt   | Occurs when the count value matches the compare data.                     | COMIE                |
| Week periodic interrupt   | Occurs every week when the day-of-week data register value becomes 0.     | WKIE                 |
| Day periodic interrupt    | Occurs every day when the day-of-week data register value is incremented. | DYIE                 |
| Hour periodic interrupt   | Occurs every hour when the hour date register value is incremented.       | HRIE                 |
| Minute periodic interrupt | Occurs every minute when the minute data register value is incremented.   | MNIE                 |
| Second periodic interrupt | Occurs every second when the second data register value is incremented.   | SCIE                 |

#### Table 17.2 Interrupt Sources



## 17.6 Usage Notes

## (1) Starting and Stopping Counting Process

The timer RE includes a TSTART bit that directs the start or stop of the counting process, and a TCSTF bit that indicates that the counting process has started or stopped.

Setting the TSTART bit to 1 causes the timer RE to start counting and assigns 1 to the TCSTF bit. From the time the TSTART bit is set to 1 and to the time the TCSTF bit turns 1, a maximum of 2 cycles of count sources are required. During this time period, the timer RE related registers\*, with the exception of the TCSTF bit, should not be accessed.

Similarly, clearing the TSTART bit to 0 causes the timer RE to stop counting, and assigns 0 to the TCSTF bit. From the time the TSTART bit is set to 0 and to the time the TCSTF bit turns 0, the timer RE related registers\*, with the exception of the TCSTF bit, should not be accessed.

Note: Timer RE related registers: TRESEC, TREMIN, TREHR, TREWK, TRECR1, TRECR2, and TRECSR

## (2) Register Settings of Timer RE

The following registers and bits should be written when the timer RE is stopped.

The condition "timer RE stopped" refers to the condition in which both the TSTART and TCSTF bits in TRECR1 are 0. Set TRECR2 at the end of setting the above registers and bits (before the timer RE counting process is started).

- Registers TRESEC, TREMIN, TREHR, TREWK, and TRECR2
- Bits H12\_H24 bit, PM, and INT in TRECR1
- Bits RCS0 to RCS3 in TRECSR

## (3) Sampling Circuit for Noise Canceler in $\phi$ Subclock Signal

In realtime clock mode, always enable the sampling circuit with the SUBNC[1:0] bits in SYSCCR. For details of the SUBNC[1:0] bits, see section 5.2.2, System Clock Control Register (SYSCCR).

## (4) Restrictions on Clock Selection in Output Compare Mode

In output compare mode, do not select the  $\varphi$  subclock as the clock source for the timer if the CPU is in  $\varphi sub mode.$ 

## Section 18 Timer RG

Timer RG is a 16-bit timer with output compare and input capture functions. Timer RG can count using a number of internal or external clocks and output pulses with a desired duty cycle using the compare match function between the timer counter and two general registers. Timer RG is also able to decode the phase difference between two external clocks and increment. Timer RG therefore provides an ideal solution for many systems with a requirement to decide position based on a rotary encoder or tachometer as well as a wide range of other applications.

## 18.1 Features

- Selection of seven counter clock sources Internal clocks: φ, φ/2, φ/4, φ/8, φ/32 and φ40 External clocks: TCLKA, TCLKB
- Timer mode

Waveform output by compare match (Selection of 0 output, 1 output, or toggle output) Input capture function (Rising edge, falling edge, or both edges)

PWM mode

Generates pulses with a desired period and duty cycle.

• Phase counting mode

Detects phase difference between two external clock inputs and increments/decrements the TCNT.

• Fast access via internal 16-bit bus

Performs high-speed accesses to the timer counter and general registers using the 16-bit bus interface.

• Four interrupt sources TRGCNT overflow, TRGCNT underflow, compare match, and input capture



|   |                      |           | Input/Output Pins  |                                 |  |  |  |  |
|---|----------------------|-----------|--|---------------------------------|--|--|--|--|
| ltem  |                      | Counter   | TGIOA  | TGIOB                           |  |  |  |  |
| Counter clock   |                      |           | Internal clocks: φ, φ/2, φ/4, φ/8, φ/32, and φ40<br>External clock: TCLKA, TCLKB |                                 |  |  |  |  |
| General registers<br>(multiplexed registers with output<br>compare/input capture) |                      | _         | GRA  | GRB                             |  |  |  |  |
| Buffer register   |                      | —         | BRA  | BRB                             |  |  |  |  |
| Counter clearin   | g function           |           | Compare match/<br>input capture  | Compare match/<br>input capture |  |  |  |  |
| Initial output va   | lue setting function |           |  | _                               |  |  |  |  |
| Buffer operation  | ו                    | —         | Yes  | Yes                             |  |  |  |  |
| Compare   | 0 output             |           | Yes  | Yes                             |  |  |  |  |
| match output  | 1 output             | —         | Yes  | Yes                             |  |  |  |  |
|   | Toggle output        | —         | Yes  | Yes                             |  |  |  |  |
| Input capture fu  | Inction              | _         | Yes  | Yes                             |  |  |  |  |
| PWM mode  |                      | —         | Yes  | Yes                             |  |  |  |  |
| Phase counting  | mode                 | _         | Yes  | Yes                             |  |  |  |  |
| Interrupt source  | es                   | Overflow  | Compare match/   | Compare match/                  |  |  |  |  |
|   |                      | Underflow | input capture  | input capture                   |  |  |  |  |

## Table 18.1 Functions of Timer RG




Figure 18.1 Timer RG Block Diagram

Table 18.2 summarizes the timer RG pins.

| Pin Name | I/O   | Function   |
|----------|-------|--|
| TCLKA    | Input | External clock A input pin (Phase A input pin in phase counting mode)                        |
| TCLKB    | Input | External clock B input pin (Phase B input pin in phase counting mode)                        |
| TGIOA    | I/O   | GRA output compare output pin/<br>GRA input capture input pin/<br>PWM output pin in PWM mode |
| TGIOAB   | I/O   | GRB output compare output pin/<br>GRB input capture input pin                                |

## Table 18.2 Pin Configuration



## **18.2** Register Descriptions

Timer RG has the following registers.

- Timer RG mode register (TRGMDR)
- Timer RG counter control register (TRGCNTCR)
- Timer RG control register (TRGCR)
- Timer RG I/O control register (TRGIOR)
- Timer RG status register (TRGSR)
- Timer RG interrupt enable register (TRGIER)
- Timer RG counter (TRGCNT)
- General register A (GRA)
- General register B (GRB)
- GRA buffer register (BRA)
- GRB buffer register (BRB)

## 18.2.1 Timer RG Mode Register (TRGMDR)

|       | Address: H'F   | F0646              |                     |   |               |                |            |           |     |  |
|-------|----------------|--------------------|---------------------|---|---------------|----------------|------------|-----------|-----|--|
|       | Bit:           | b7                 | b6                  | b5  | b4            | b3             | b2         | b1        | b0  |  |
|       |                | STR                | _                   | DFCI  | K[1:0]        | DFB            | DFA        | MDF       | PWM |  |
| Value | e after reset: | 0                  | 1                   | 0   | 0             | 0              | 0          | 0         | 0   |  |
| Bit   | Symbol         | Bit Na             | me                  | Description                                       | n             |                |            |           | R/W |  |
| 7     | STR            | Count              | er start            | 0: TRGCNT   | stops cou     | nting.         |            |           | R/W |  |
|       |                |                    |                     | 1: TRGCNT   | performs      | counting.      |            |           |     |  |
| 6     | _              | Reser              | ved                 | This bit is re                                    | ead as 1. T   | he write va    | lue should | be 1.     |     |  |
| 5,    | DFCK[1:0]      | Digital            |                     | 00:   | 00:           |                |            |           |     |  |
| 4     |                | clock s            | select              | 01: φ/8   |               |                |            |           |     |  |
|       |                |                    | 10: φ               |   |               |                |            |           |     |  |
|       |                |                    |                     | 11:   | ck specifie   | d by bits C    | KS2 to CK  | S0 in TRG | CR  |  |
| 3     | DFB            | TGIOE              | 3 pin               | 0: Disables the digital filter for the TGIOB pin. |               |                |            |           |     |  |
|       |                | digital<br>functic | filter<br>on select | 1: Enables  | the digital f | ilter for the  | TGIOB pir  | ۱.        |     |  |
| 2     | DFA            | TGIOE              | 3 pin               | 0: Disables                                       | the digital   | filter for the | e TGIOA pi | n.        | R/W |  |
|       |                | digital<br>functic | filter<br>on select | 1: Enables  | the digital f | ilter for the  | TGIOA pir  | ٦.        |     |  |
| 1     | MDF            | Phase              |                     | 0: Incremer                                       | nts the cour  | nter.*1        |            |           | R/W |  |
|       |                | countii<br>select  | ng mode             | 1: Phase co                                       | ounting moo   | de             |            |           |     |  |
| 0     | PWM            | PWM                | mode                | 0: Usual mo                                       | ode*2         |                |            |           | R/W |  |
|       |                | select             |                     | 1: PWM mc   | de            |                |            |           |     |  |
| Note  | • 1 Selec      | t counti           | na un in l          | PWM mode  |               |                |            |           |     |  |

Note: 1. Select counting up in PWM mode.

2. Select normal mode here when the MDF bit is set for phase counting mode.

• STR bit (Counter start)

Clearing this bit to 0 stops counting by TRGCNT. Counting by TRGCNT proceeds while this bit is set to 1.

This bit is set to 1 if the specified event occurs when operation of timer RG has been selected in ELOPC of the event link controller.



• MDF bit (Phase counting mode select)

When this bit is 0, the counter counts the clock pulses specified with the TPSC2 to TPSC0 bits in TRGCR. When this bit is 1, the counter counts the phases produced by TCLKA and TCLKB as specified in TRGCNTCR.

## 18.2.2 Timer RG Counter Control Register (TRGCNTCR)

|       | Address:       | H'FF0647  |                       |         |            |        |       |           |      |       |       |           |        |
|-------|----------------|-----------|-----------------------|---------|------------|--------|-------|-----------|------|-------|-------|-----------|--------|
|       | Bit:           | b7        |                       | b6      | b5         | k      | 04    | b3        |      | b2    | b1    |           | b0     |
|       |                | CNTEN7    | CN                    | ITEN6   | CNTEN5     | CN     | EN4   | CNTEN3    | 3 CI | NTEN2 | CNTE  | N1 C      | NTEN0  |
| Value | e after reset: | 0         |                       | 0       | 0          |        | 0     | 0         |      | 0     | 0     |           | 0      |
| Bit   | Symbol         | Bit Name  |                       | Descr   | iption     |        |       |           |      |       |       |           | R/W    |
| 7     | CNTEN7         | Count ena | ble                   | 0: Not  | affected I | oy the | TCLKE | 8 rising  | edge | when  | TCLKA | is low.   | R/W    |
|       |                | bit 7     |                       | 1: Incr | emented    | at the | TCLKB | rising    | edge | when  | TCLKA | is low.   |        |
| 6     | CNTEN6         | Count ena | ble                   | 0: Not  | affected I | oy the | TCLKA | rising    | edge | when  | TCLKB | is high   | . R/W  |
|       |                | bit 6     |                       | 1: Incr | emented    | at the | TCLKA | rising    | edge | when  | TCLKB | is high   |        |
| 5     | CNTEN5         | Count ena | ble                   | 0: Not  | affected I | oy the | TCLKE | 6 falling | edge | when  | TCLKA | is high   | n. R/W |
|       |                | bit 5     |                       | 1: Incr | emented    | at the | TCLKB | falling   | edge | when  | TCLKA | is high   | ۱.     |
| 4     | CNTEN4         | Count ena | ble                   | 0: Not  | affected I | by the | TCLKA | falling   | edge | when  | TCLKE | 3 is low  | . R/W  |
|       |                | bit 4     |                       | 1: Incr | emented    | at the | TCLKA | falling   | edge | when  | TCLKE | is low    |        |
| 3     | CNTEN3         | Count ena | ble                   | 0: Not  | affected I | by the | TCLKA | falling   | edge | when  | TCLKE | 3 is higł | n. R/W |
|       |                | bit 3     |                       | 1: Incr | emented    | at the | TCLKA | falling   | edge | when  | TCLKE | s is high | ۱.     |
| 2     | CNTEN2         | Count ena | ble                   | 0: Not  | affected I | oy the | TCLKE | 8 falling | edge | when  | TCLKA | is low    | . R/W  |
|       |                | bit 2     | bit 2                 |         | emented    | at the | TCLKB | falling   | edge | when  | TCLKA | is low    |        |
| 1     | CNTEN1         |           | Count enable<br>bit 1 |         | affected I | oy the | TCLKA | rising    | edge | when  | TCLKB | is low.   | R/W    |
|       |                | bit 1     |                       |         | emented    | at the | TCLKA | rising    | edge | when  | TCLKB | is low.   |        |
| 0     | CNTEN0         | Count ena | ble                   | 0: Not  | affected I | oy the | TCLKE | s rising  | edge | when  | TCLKA | is high   | . R/W  |
|       |                | bit 0     |                       | 1: Incr | emented    | at the | TCLKB | rising    | edge | when  | TCLKA | is high   |        |

## 18.2.3 Timer RG Control Register (TRGCR)

|         | Address: H'FI | -0648  |             |  |   |              |             |             |     |  |
|---------|---------------|--------|-------------|--|---|--------------|-------------|-------------|-----|--|
|         | Bit:          | b7     | b6          | b5   | b4  | b3           | b2          | b1          | b0  |  |
|         |               |        | CCLR        | 1:0] CKEG[1:0]                                   |   | G[1:0]       | TPSC[2:0]   |             |     |  |
| Value a | fter reset:   | 1      | 0           | 0  | 0   | 0            | 0           | 0           | 0   |  |
| Bit     | Symbol        | Bit    | Name        | Descrip  | tion  |              |             |             | R/W |  |
| 7       |               | Res    | erved       | This bit i                                       | s read as   | 1. The write | e value sho | ould be 1.  |     |  |
| 6, 5    | CCLR[1:0      | ] Cou  | nter clear  | 00: Disa   | bles cleari   | ng TRGCN     | IT.         |             | R/W |  |
|         |               | soui   | ce select   |  | 01: Clears TRGCNT with a GRA compare match/input capture. |              |             |             |     |  |
|         |               |        |             | 1X: Clea<br>captu                                |   | IT with a G  | RB compa    | re match/in | put |  |
| 4, 3    | CKEG[1:0      | ] Exte | ernal clock | 00: Incremented at the rising edges.             |   |              |             |             |     |  |
|         |               |        | ction edge  | 01: Incremented at the falling edges.            |   |              |             |             |     |  |
|         |               | sele   | CI          | 1x: Incremented at the rising and falling edges. |   |              |             |             |     |  |
| 2 to 0  | ) TPSC[2:0]   | ]* TRC | CNT count   | 000: TR  | GCNT cou  | nts the inte | ernal clock | φ           | R/W |  |
|         |               | cloc   | k select    | 001: TR  | GCNT cou  | nts the inte | ernal clock | φ/2         |     |  |
|         |               |        |             | 010: TR  | GCNT cou  | nts the inte | ernal clock | φ/4         |     |  |
|         |               |        |             | 011: TR  | GCNT cou  | nts the inte | ernal clock | φ/8         |     |  |
|         |               |        |             | 100: TR  | GCNT cou  | nts the inte | ernal clock | φ/32        |     |  |
|         |               |        |             | 101: TR  | GCNT cou  | nts the TC   | LKA pin inp | out         |     |  |
|         |               |        |             | 110: TR  | GCNT cou  | nts the inte | ernal clock | φ/40        |     |  |
|         |               |        |             | 111: TR  | GCNT cou  | nts the TC   | LKB pin inp | out         |     |  |

[Legend]

X: Don't care.

- Note: \* If the internal φ/40 clock is selected, the high-speed on-chip oscillator must be operating. As long as the internal φ40 clock is selected, do not stop the high-speed on-chip oscillator. When the counter clock is switched over, the counter should be halted. When the internal φ40 clock is selected, restrictions on access to registers are applied. For details, see section 18.4, Usage Note. (1) Restrictions on Access to Registers when Internal φ40 Clock is Selected as Counter Clock.
- CKEG1 bit and CLEG0 bit (external clock detection edge select) Selects an edge of the external clock to be detected. When phase counting mode is used, the phase counting operation is performed regardless of the CKEG[1:0] setting.

RENESAS

• TPSC2 bit to TPSC0 bit (TRGCNT count clock select) The settings are invalid in phase counting mode.

## 18.2.4 Timer RG I/O Control Register (TRGIOR)

|           | Address:   | H'FF0649 |               |                       |   |              |              |                |     |  |  |  |
|-----------|------------|----------|---------------|-----------------------|---|--------------|--------------|----------------|-----|--|--|--|
|           | Bit:       | b7       | b6            | b5                    | b4  | b3           | b2           | b1             | b0  |  |  |  |
|           |            | BUFB     | IOB2          | IOB                   | 8[1:0]  | BUFA         | IOA2         | IOA[1:         | 0]  |  |  |  |
| Value aft | ter reset: | 0        | 0             | 0                     | 0   | 0            | 0            | 0              | 0   |  |  |  |
| Bit       | Sym        | bol B    | it Name       | Descrip               | Description   |              |              |                |     |  |  |  |
| 7         | BUF        |          | RB function   | 0: BRB (              | does not fu   | nction as tl | he GRB bu    | ffer register. | R/W |  |  |  |
| _         |            | se       | elect         | 1: BRB f              | 1: BRB functions as the GRB buffer register.                    |              |              |                |     |  |  |  |
| 6         | IOB2       |          | RB function   | 0: GRB                | is used as  | a compare    | match reg    | ister.         | R/W |  |  |  |
|           |            | SE       | elect         | 1: GRB                | 1: GRB is used as an input capture register.                    |              |              |                |     |  |  |  |
| 5, 4      | IOB[       | -        | RB I/O        | When IC               | DB2 = 0,  |              |              |                | R/W |  |  |  |
|           |            | fu       | nction select | <sup>t</sup> 00: Disa | 00: Disables pin output at a compare match.                     |              |              |                |     |  |  |  |
|           |            |          |               | 01: Outp<br>matc      | outs 0 to the<br>h.   | e TGIOB pi   | in at a GRE  | 3 compare      |     |  |  |  |
|           |            |          |               | 10: Outp<br>matc      | outs 1 to the<br>h.   | e TGIOB pi   | in at a GRE  | 3 compare      |     |  |  |  |
|           |            |          |               |                       | 11: Toggles the output to the TGIOB pin at a GRB compare match. |              |              |                |     |  |  |  |
|           |            |          |               | When IC               | DB2 = 1,  |              |              |                |     |  |  |  |
|           |            |          |               | •                     | t capture to<br>)B pin.   | GRB at th    | ie rising ed | lge of the     |     |  |  |  |
|           |            |          |               |                       | t capture to<br>DB pin.   | GRB at th    | e falling eo | dge of the     |     |  |  |  |
|           |            |          |               | •                     | it capture to<br>s of the TG                                    |              | ne rising ar | nd falling     |     |  |  |  |

| Bit  | Symbol   | Bit Name   | Description   | R/W |
|------|----------|--|---|-----|
| 3    | BUFA     | BRA function   | 0: BRA does not function as the GRA buffer register.                          | R/W |
|      |          | select   | 1: BRA functions as the GRA buffer.   |     |
| 2    | IOA2     | GRA function   | 0: GRA is used as a compare match register.                                   | R/W |
|      |          | select   | 1: GRA is used as an input capture register.                                  |     |
| 1, 0 | IOA[1:0] | GRA I/O  | When IOA2 = 0,  | R/W |
|      |          |  | 00: Disables pin output at a compare match.                                   |     |
|      |          |  | 01: Outputs 0 to the TGIOA pin at a GRA compare match.                        |     |
|      |          | 10: Outputs 1 to the TGIOA pin at a GRA compare match. |   |     |
|      |          |  | 11: Toggles the output to the TGIOA pin at a GRA compare match.               |     |
|      |          |  | When IOA2 = 1,  |     |
|      |          |  | 00: Input capture to GRA at the rising edge of the TGIOA pin.                 |     |
|      |          |  | 01: Input capture to GRA at the falling edge of the TGIOA pin.                |     |
|      |          |  | 1X: Input capture to GRA at the rising and falling<br>edges of the TGIOA pin. |     |

X: Don't care.



## 18.2.5 Timer RG Status Register (TRGSR)

|          | Address: H'FI | F064A                     |   |   |             |           |              |            |      |  |
|----------|---------------|---------------------------|---|---|-------------|-----------|--------------|------------|------|--|
|          | Bit:          | b7                        | b6  | b5  | b4          | b3        | b2           | b1         | b0   |  |
|          |               | _                         | _   | —   | DIRF        | OVF       | UDF          | IMFB       | IMFA |  |
| Value af | ter reset:    | 1                         | 1   | 1   | 0           | 0         | 0            | 0          | 0    |  |
| Bit      | Symbol        | Bit Na                    | me  | Description   |             |           |              |            | R/W  |  |
| 7 to 5   | _             | Reserv                    | ved   | These bits a  | are read as | 1. The wr | ite value sh | ould be 1. | _    |  |
| 4        | DIRF          | Count<br>directio         | on flag   | 0: TRGCNT<br>1: TRGCNT  |             |           |              |            | R    |  |
| 3        | OVF           | Overflo                   | Overflow flag [Setting condition] <ul> <li>When TRGCNT overflows from H'FFFF to H'0000</li> <li>[Clearing condition]</li> <li>When OVF is read when OVF = 1, then 0 is written to.</li> </ul> |   |             |           |              |            |      |  |
| 2        | UDF           | Under                     | flow flag   | <ul> <li>When OVF is read when OVF = 1, then 0 is written to.</li> <li>[Setting condition]</li> <li>When TRGCNT underflows from H'0000 to H'FFFF</li> <li>[Clearing condition]</li> <li>When UDF is read when UDF = 1, then 0 is written to.</li> <li>UDF is valid when phase counting mode is used (MDF in TRGMDR is 1).</li> </ul>  |             |           |              |            |      |  |
| 1        | IMFB          | Input c<br>compa<br>match |   | <ul> <li>IRGMDR is 1).</li> <li>[Setting conditions]</li> <li>TRGCNT = GRB when GRB functions as an output compare register</li> <li>The TRGCNT value is transferred to GRB by an input capture signal when GRB functions as an input capture register</li> <li>[Clearing condition]</li> <li>When the DTC is activated by a IMFB interrupt, and the DISEL bit in MRB of the DTC is 0.</li> <li>When IMFB is read when IMBF = 1, then 0 is written to.</li> </ul> |             |           |              |            |      |  |


| Bit | Symbol | Bit Name  | Description   | R/W |
|-----|--------|---|---|-----|
| 0   | IMFA   | Input capture/  | [Setting conditions]  | R/W |
|     |        | compare<br>match flag A   | • TRGCNT = GRA when GRA functions as an output compare register                             |     |
|     |        | • The TRGCNT value is transferred to GRA by an input capture signal when GRA functions as an input capture register |   |     |
|     |        | [Clearing condition]  |   |     |
|     |        |   | • When the DTC is activated by an IMFA interrupt, and the DISEL bit in MRB of the DTC is 0. |     |
|     |        |   | • When IMFA is read when IMAF = 1, then 0 is written to.                                    |     |

## 18.2.6 Timer RG Interrupt Enable Register (TRGIER)

TRGIER is a register that controls interrupt requests of timer RG.

|          | Address: H'F        | F064B   |                           |                |  |            |              |       |       |  |  |
|----------|---------------------|---------|---------------------------|----------------|--|------------|--------------|-------|-------|--|--|
|          | Bit:                | b7      | b6                        | b5             | b4   | b3         | b2           | b1    | b0    |  |  |
|          |                     | _       | —                         | —              | _  | OVIE       | UDIE         | IMIEB | IMIEA |  |  |
| Value af | ter reset:          | 1       | 1                         | 1              | 1  | 0          | 0            | 0     | 0     |  |  |
| Bit      | Bit Symbol Bit Name |         |                           | Desc           | ription                                    |            |              |       | R/W   |  |  |
| 7 to 4   | —                   | Reser   | ved                       | These<br>alway | —  |            |              |       |       |  |  |
| 3        | OVIE                |         | Overflow interrupt        |                | 0: Interrupt by the OVF flag is disabled.  |            |              |       |       |  |  |
|          |                     | enable  | <del>)</del>              | 1: Inte        | 1: Interrupt by the OVF flag is enabled.   |            |              |       |       |  |  |
| 2        | UDIE                |         | flow interru              | pt 0: Inte     | 0: Interrupt by the UDF flag is disabled.  |            |              |       |       |  |  |
|          |                     | enable  | 9                         | 1: Inte        | 1: Interrupt by the UDF flag is enabled.   |            |              |       |       |  |  |
| 1        | IMIEB               | Input o | capture/                  | 0: Inte        | errupt by th                               | e IMFB fla | g is disable | ed.   | R/W   |  |  |
|          |                     | •       | compare match B<br>enable |                | 1: Interrupt by the IMFB flag is enabled.  |            |              |       |       |  |  |
| 0        | IMIEA               |         | Input capture/            |                | 0: Interrupt by the IMFA flag is disabled. |            |              |       |       |  |  |
|          | com                 |         | compare match A<br>enable |                | 1: Interrupt by the IMFA flag is enabled.  |            |              |       |       |  |  |
|          |                     |         |                           |                |  |            |              |       |       |  |  |

## 18.2.7 Timer RG Counter (TRGCNT)



TRGCNT is a 16-bit readable/writable register that performs count operation with an input clock. The input clock is selected by bits TPSC2 to TPSC0 in TRGCR.

TRGCNT is incremented or decremented in phase counting mode and is only incremented in other modes.

TRGCNT can be cleared to H'0000 by a compare match with the relevant GRA or GRB or by an input capture to GRA or GRB (counter clearing function).


When TRGCNT overflows (changes from H'FFFF to H'0000), the OVF flag in TRGSR is set to 1. When TRGCNT underflows (changes from H'0000 to H'FFFF), the UDF flag in TRGSR is set to 1.

TRGCNT must always be read from or written to in units of 16 bits; 8-bit accesses are not allowed. TRGCNT is initialized to H'0000 by a reset.



# 18.2.8 General Registers A and B (GRA, GRB), GRA and GRB Buffer Registers (BRA, BRB)

GRA



Each of GRA and GRB is a 16-bit readable/writable register that can function as either an outputcompare register or an input-capture register. The function is selected with TRGIOR.

When a general register is used as an output-compare register, its value is constantly compared with the TRGCNT value. When the two values match (a compare match), the corresponding flag (the IMFA or IMFB bit) in TRGSR is set to 1. A compare match output can be selected in TRGIOR.

When a general register is used as an input-capture register, an external input-capture signal is detected and the current TRGCNT value is stored in the general register. The corresponding flag (the IMFA or IMFB bit) in TRGSR is set to 1. The edge of the input-capture signal is selected in TRGIOR. The setting of TRGIOR is ignored in PWM mode.

RENESAS

BRA and BRB can be used as buffer registers of GRA and GRB, respectively, by setting BUFA and BUFB in TRGIOR.

For example, when GRA is set as an output-compare register and BRA is set as the buffer register for GRA, the value in TRGCNT is sent to GRA whenever compare match A is generated.

When GRA is set as an input-capture register and BRA is set as the buffer register for GRA, the value in TRGCNT is transferred to GRA and the value in GRA is transferred to the buffer register BRA whenever an input capture is generated.

General registers and buffer registers must be written or read in 16-bit units. General registers are set as output compare registers and initialized to H'FFFF by a reset.



## 18.3 Operation

Timer RG has the following operating modes.

- Timer mode (the waveform output function by a compare match, and the input-capture function)
- PWM mode
- Phase counting mode

The TGIOA and TGIOB pins indicate the functions by each register setting.

• TGIOA pin

| Name     | PMR | PCR | TRGMDR | TRGIOR          |  |
|----------|-----|-----|--------|-----------------|--|
| Bit Name | PMR | PCR | PWM    | IOA2 to<br>IOA0 | Function   |
| Setting  | 1   | Х   | 1      | XXX             | PWM mode waveform output                             |
| values   |     | Х   | 0      | 001,<br>01X     | Timer mode waveform output (output compare function) |
|          |     | Х   | 0      | 1XX             | Timer mode (input capture function)                  |
|          | 0   | 1   | Х      | XXX             | General output port                                  |
|          |     | 0   | Х      | XXX             | General input port                                   |

### Register

[Legend]

X: Don't care.

Note: In timer mode (input capture function), do not select the relevant I/O pin to be an output in the port control register.



## TGIOB pin

Register

| Name           | PMR | PCR | TRGMDR | TRGIOR          |  |
|----------------|-----|-----|--------|-----------------|--|
| Bit Name       | PMR | PCR | PWM    | IOB2 to<br>IOB0 | -<br>Function  |
| Setting values | 1   | Х   | Х      | 001, 01X        | Timer mode waveform output (output compare function) |
|                |     | Х   | Х      | 1XX             | Timer mode (input capture function)                  |
|                | 0   | 1   | Х      | XXX             | General output port                                  |
|                |     | 0   | Х      | XXX             | General input port                                   |

[Legend]

X: Don't care.

Note: In timer mode (input capture function), do not select the relevant I/O pin to be an output in the port control register.

### 18.3.1 Timer Mode

TRGCNT performs up-counting, and is also capable of free-running operation, periodic counting, and external event counting.


Each of GRA and GRB can be used as an input capture register or output compare register.

## (1) Waveform Output by Compare Match:

The TPU can perform 0, 1, or toggle output from the corresponding output pin using a compare match.

## (a) Example of setting procedure for waveform output by compare match

Figure 18.2 shows an example of the setting procedure for waveform output by a compare match.



#### Figure 18.2 Example of Setting Procedure for Waveform Output by Compare Match

| Pin   | 0 is Output by Compare<br>Match | 1 is Output by Compare<br>Match | Output is Toggled by<br>Compare Match |  |  |
|-------|---------------------------------|---------------------------------|---------------------------------------|--|--|
| TGIOA | 1                               | 0                               | 0*                                    |  |  |
| TGIOB | 1                               | 0                               | 0*                                    |  |  |

#### Table 18.3 Initial Output Values until the First Compare Match Occurs

When the initial toggled output immediately after release from the reset state is Note: \* selected. In case where switching was from another output, the output value is that which preceded the switch.



### (b) Examples of waveform output operation

Figure 18.3 shows an example of 0 output/1 output.

In this example, TRGCNT has been designated as a free-running counter, and settings have been made so that 1 is output by compare match A, and 0 is output by compare match B. When the set level and the pin level match, the pin level does not change.




Figure 18.3 Example of 0 Output/1 Output Operation

Figure 18.4 shows an example of toggle output. In this example TRGCNT has been designated as a periodic counter (with counter clearing performed by compare match B), and settings have been made so that output is toggled by both compare match A and compare match B.





Figure 18.4 Example of Toggle Output Operation

### (c) Output compare output timing

A compare match signal is generated in the final state in which TRGCNT and GR match (the point at which the count value matched by TRGCNT is updated). When a compare match signal is generated, the output value set in TRGIOR is output at the output compare output pin (TGIOA, TGIOB). After a match between TRGCNT and GR, the compare match signal is not generated until the TRGCNT input clock is generated.






Figure 18.5 Output Compare Output Timing

## (2) Input Capture Function

The TRGCNT value can be transferred to GR on detection of the input-capture/output-compare pin (TGIOA, TGIOB) input edge. Rising edge, falling edge, or both edges can be selected as the detection edge. The pulse width and cycle period can be measured using the input capture function.



## (a) Example of setting procedure for input capture operation

Figure 18.6 shows an example of the setting procedure for input capture operation.




Figure 18.6 Example of Setting Procedure for Input Capture Operation



## (b) Example of input capture operation

Figure 18.7 shows an example of input capture operation.

In this example both rising and falling edges have been selected as the TGIOA pin input capture input edge, falling edge has been selected as the TGIOB pin input capture input edge, and counter clearing by GRB input capture has been designated for TRGCNT.




Figure 18.7 Example of Input Capture Operation

#### (c) Input capture signal timing

Rising edge, falling edge, or both edges can be selected as the detection edge for input capture with TRGIOR.

Figure 18.8 shows input capture signal timing when the falling edge has been selected.

The input clock pulse width must be at least 1.5 states in the case of single-edge detection, and at least 2.5 states in the case of both-edge detection.






Figure 18.8 Input Capture Input Signal Timing

## 18.3.2 PWM Mode

In PWM mode, the PWM waveform is output from the TGIOA output pin by using GRA and GRB as a pair. When an output pin is set for PWM mode, the TRGIOR output setting is ignored. The high level output timing for PWM waveform is set in GRA and the low level output timing in GRB.

Designating GRA or GRB compare match as the TRGCNT counter clearing source enables outputting a PWM waveform in the range of 0% to 100% duty cycle from the TGIOA pin.


The correspondence between PWM output pins and registers is shown in table 18.4. When the same value is set in GRA and GRB, the output value does not change even if a compare match occurs.

| <b>Table 18.4</b> | <b>PWM Output Pins</b> | and Registers |
|-------------------|------------------------|---------------|
|-------------------|------------------------|---------------|

| Output Pin | Output 1                      | Output 0 |
|------------|-------------------------------|----------|
| TGIOA      | GRA                           | GRB      |
| TGIOB      | Functions as general I/O port |          |

## (1) Example of PWM Mode Setting Procedure

Figure 18.9 shows an example of the PWM mode setting procedure.



- [1] Select the counter clock with bits TPSC2 to TPSC0 in TRGCR. When an external clock is selected, select the external clock edge with bits CKEG1 and CKEG0 in TRGCR.
- [2] Use bits CCLR1 and CCLR0 in TRGCR to select the counter clearing source.
- [3] Set the 1-output timing for the output PWM waveform with GRA.
- [4] Set the 0-output timing for the output PWM waveform with GRB.
- [5] Select the PWM mode with the PWM bit in TRGMDR. When PWM mode is set, GRA and GRB are used as output compare registers for setting 1-output/0-output for PWM output waveform, regardless of the TRGIOR setting. At this time, the TGIOA pin is automatically designated as a PWM output pin and the TGIOB pin is used as a general I/O for the relevant port.
- [6] Set the STR bit in TRGMDR to 1 to start the count operation.



## (2) Examples of PWM Mode Operation

Figure 18.10 shows examples of PWM mode operation.

When PWM mode is set, the TGIOA pin is automatically set as an output pin. The TGIOA pin outputs 1 on a GRA compare match and outputs 0 on a GRB compare match. The TGIOB pin always functions as an I/O pin for the relevant port.

In the examples shown in the figure, GRA and GRB compare matches are set as the TRGCNT clearing source. The initial value of TGIOA differs according to the counter clearing source. The correspondence between counter clearing sources and initial values is shown in table 18.5.



#### Table 18.5 Correspondence between Counter Clearing Sources and TGIOA Initial Values

| Counter Clearing Source | TGIOA Initial Value |
|-------------------------|---------------------|
| GRA compare match       | 1                   |
| GRB compare match       | 0                   |




Figure 18.10 Example of PWM Mode Operation (1)

RENESAS

Figure 18.11 shows examples of PWM waveform output with 0% duty cycle and 100% duty cycle in PWM mode. When GRB compare match is set as the counter clearing source and the set value in GRA is greater than the value in GRB, the duty cycle of the PWM waveform is 0%. When GRA compare match is set as the counter clearing source and the set value in GRB is greater than the value in GRA, the duty cycle is 100%.






Figure 18.11 Example of PWM Mode Operation (2)

## 18.3.3 Phase Counting Mode

In phase counting mode, the phase difference between two external clock inputs (TCLKA and TCLKB pins) is detected and TRGCNT is incremented/decremented accordingly.

When phase counting mode is set, the TCLKA and TCLK pins function as external clock input pins and TRGCNT operates as an up/down-counter regardless of the setting of bits TPSC2 to TPSC0 and bits CKEG1 and CKEG0 in TRGCR.

## (1) Example of Phase Counting Mode Setting Procedure

Figure 18.12 shows an example of the phase counting mode setting procedure.




Figure 18.12 Example of Phase Counting Mode Setting Procedure



## (2) Examples of Phase Counting Mode Operation

Figures 18.13 to 18.16 show examples of phase counting mode operation, and tables 18.6 to 18.9 summarize the TRGCNT increment/decrement conditions.


# Table 18.6 Increment/Decrement Conditions in Phase Counting Mode Operation Example 1 (TRGCNTCR = H'FF)


| TRGCNTCR     | Set Value | TCLKA      | TCLKB      | Operation |
|--------------|-----------|------------|------------|-----------|
| CNTEN7       | 1         | Low level  |            | Increment |
| CNTEN6       | 1         |            | High level |           |
| CNTEN5       | 1         | High level | ₹_         |           |
| CNTEN4       | 1         | Ţ.         | Low level  |           |
| CNTEN3       | 1         | ¥          | High level | Decrement |
| CNTEN2       | 1         | Low level  | ₹_         |           |
| CNTEN1       | 1         | _ <b>_</b> | Low level  |           |
| CNTEN0       | 1         | High level |            |           |
| <u>ri</u> 13 |           |            |            |           |

[Legend]

Exising edge

上 : Falling edge







# Table 18.7 Increment/Decrement Conditions in Phase Counting Mode Operation Example 2 (TRGCNTCR = H'24)

| TRGCNTCR | Set Value | TCLKA      | TCLKB      | Operation  |
|----------|-----------|------------|------------|------------|
| CNTEN7   | 0         | Low level  | _ <b>≜</b> | Don't care |
| CNTEN6   | 0         |            | High level |            |
| CNTEN5   | 1         | High level | <b>▼</b>   | Increment  |
| CNTEN4   | 0         | Ţ_         | Low level  | Don't care |
| CNTEN3   | 0         | ¥          | High level |            |
| CNTEN2   | 1         | Low level  | ¥          | Decrement  |
| CNTEN1   | 0         |            | Low level  | Don't care |
| CNTEN0   | 0         | High level | _ <b>_</b> |            |
| FI 13    |           |            |            |            |

[Legend]

: Rising edge

L : Falling edge




Figure 18.14 Phase Counting Mode Operation Example 2 (TRGCNTCR = H'24)



# Table 18.8 Increment/Decrement Conditions in Phase Counting Mode Operation Example 3 (TRGCNTCR = H'28)

| TRGCNTCR | Set Value | TCLKA      | TCLKB      | Operation  |
|----------|-----------|------------|------------|------------|
| CNTEN7   | 0         | Low level  |            | Don't care |
| CNTEN6   | 0         |            | High level |            |
| CNTEN5   | 1         | High level | ¥          | Increment  |
| CNTEN4   | 0         | ₹_         | Low level  | Don't care |
| CNTEN3   | 1         | ¥_         | High level | Decrement  |
| CNTEN2   | 0         | Low level  | ¥_         | Don't care |
| CNTEN1   | 0         | _ <b>_</b> | Low level  |            |
| CNTEN0   | 0         | High level |            |            |

[Legend]

🖌 : Rising edge

Ĺ : Falling edge




Figure 18.15 Phase Counting Mode Operation Example 3 (TRGCNTCR = H'28)


# Table 18.9 Increment/Decrement Conditions in Phase Counting Mode Operation Example 4 (TRGCNTCR = H'5A)


| TRGCNTCR | Set Value | TCLKA      | TCLKB      | Operation  |
|----------|-----------|------------|------------|------------|
| CNTEN7   | 0         | Low level  | _ <b>≜</b> | Don't care |
| CNTEN6   | 1         |            | High level | Increment  |
| CNTEN5   | 0         | High level | ¥          | Don't care |
| CNTEN4   | 1         | ¥_         | Low level  | Increment  |
| CNTEN3   | 1         | ¥          | High level | Decrement  |
| CNTEN2   | 0         | Low level  | ¥_         | Don't care |
| CNTEN1   | 1         |            | Low level  | Decrement  |
| CNTEN0   | 0         | High level | _ <b>_</b> | Don't care |
| FI 13    |           |            |            |            |

[Legend]

: Rising edge

L : Falling edge







## (3) Note on Phase Counting Mode

In phase counting mode, the phase difference and overlap between TCLKA and TCLKB must be at least  $1.5 \times \phi$  cycle of the system clock when bits TPSC2 to TPSC0 in TRGCR = B'0XX or B'100, and the pulse width must be at least  $3 \times \phi$  cycle. If B'110 is selected as the value, the phase difference and overlap must be at least  $1.5 \times \phi 40$  cycles and the pulse width at least  $3 \times \phi 40$  cycles. Figure 18.17 shows the input clock conditions in phase counting mode.




Figure 18.17 Phase Difference, Overlap, and Pulse Width in Phase Counting Mode

Note: When CNTEN7 to CNTEN0 in TRGCNTCR are cleared, the counting is not performed even if an increment/decrement condition matches.

#### 18.3.4 Buffer Operation

Buffer operation differs depending on whether GR has been designated as an input capture register or a compare match register.

Table 18.10 shows the register combinations used in buffer operation.

#### **Table 18.10 Register Combinations in Buffer Operation**

| General Register | Buffer Register |
|------------------|-----------------|
| GRA              | BRA             |
| GRB              | BRB             |



## (1) When GR is an output compare register

When a compare match occurs, the value in the buffer register for the corresponding channel is transferred to the general register. This operation is illustrated in figure 18.18.




Figure 18.18 Compare Match Buffer Operation

## (2) When TGR is an input capture register

When input capture occurs, the value in TRGCNT is transferred to GR and the value previously held in the general register is transferred to the buffer register. This operation is illustrated in figure 18.19.




Figure 18.19 Input Capture Buffer Operation



Figures 18.20 and 18.21 show the timings in buffer operation.




Figure 18.20 Buffer Operation Timing (Compare Match)




Figure 18.21 Buffer Operation Timing (Input Capture)

## 18.3.5 Operation through an Event Link

Using the event link controller (ELC), timer RG can be made to operate in the following ways in relation to events occurring in other modules.

### (1) Staring Counter Operation

The start of counting operations by timer RG can be selected by ELOPC of the ELC. When the event specified by ELSR8 occur, the STR bit in TRGMDR is set to 1, which starts counting by timer RG. However, if the specified event occurs when the STR bit has already been set to 1, the event is not effective.

#### (2) Counting Event

The counting of events by timer RG can be selected by ELOPC of the ELC. When the event specified in ELSR8 occurs, event counter operation proceeds with that event as the source to drive counting, regardless of the setting of TPSC[2:0] bits in TRGCR. When the value of the counter is read, the value read out is the actual number of input events.

## (3) Input Capture

Input capture operation of timer RG can be selected by ELOPC of the ELC. When the event specified in ELSR8 occurs, GRB captures the value of TRGCNT. When input capture operation initiated by an event link is in use, set IOB[2:0] = b'101 in the TRGIOR register of timer RG, set the STR bit in TRGMDR, and then start the counter. Since input on the TGIOB pin becomes valid at the same time, fix the input to the TGIOB pin or take other measures such as not allocating the TGIOB pin to the port in the PMC, etc.



## 18.3.6 Digital Filtering Function for Input Capture Inputs

Input signals on the TGIOA and TGIOB pins can be input via the digital filters. The digital filter includes three latches connected in series and a matching detecting circuit. The input signals on the TGIOA and TGIOB pins are operated on the sampling clock specified by the DFCK1 and DFCK0 bits in TRGMDR. When outputs of the three latches match, the matching detecting circuit outputs the signal level of the input. Otherwise, the output remains unchanged. That is, when a pulse width is equal to or greater than three sampling clock cycles, the pulse is input as a signal. When a pulse width is less than three sampling clock cycles, the pulse is considered as a noise to be removed.




Figure 18.22 Block Diagram of Digital Filter

RENESAS

## 18.4 Usage Note

# 18.4.1 Restrictions on Access to Registers when Internal \$40 Clock is Selected as Counter Clock

When the internal  $\phi$ 40 clock is selected as the counter clock (the TPSC[2:0] bits in TRGCR = 110), if any register of timer RG is to be read immediately after writing to another register in a given module, proceed with reading after having executed one NOP instruction.




Figure 18.23 Example of Flow for Reading Immediately after Writing to a Register





## Section 19 Watchdog Timer (WDT)

The watchdog timer (WDT) is an 8-bit timer that can generate an internal reset signal for this LSI if a system crash prevents the CPU from writing to the timer counter, thus allowing it to overflow.

The block diagram of the watchdog timer is shown in figure 19.1.




Figure 19.1 Block Diagram of Watchdog Timer



## **19.1** Features

- Selectable from fifteen clock sources
  - Eight clocks generated by dividing φ: φ/64, φ/128, φ/256, φ/512, φ/1024, φ/2048, φ/4096, and φ/8192
  - Five clocks generated by dividing low-speed OCO clock: φloco/8, φloco/32, φloco/128, φloco/512, and φloco/1024
  - Two clocks generated by dividing subclock: \$\phisub/4\$ and \$\phisub/256\$

When the low-speed OCO clock or subclock is selected, the WDT operates as the watchdog timer in any operating mode.

- Reset signal generated on counter overflow An overflow period of 1 to 256 times the selected clock can be set.
- The watchdog timer is enabled in the initial state.

The watchdog timer starts operating after a reset is released.

• Periodic timer function

The timer counter can also be used as a periodic timer. Interrupts can be generated with a specific count value.



## **19.2** Register Descriptions

The watchdog timer has the following registers.

- Timer control/status register WD (TCSRWD)
- Timer counter WD (TCWD)
- Timer mode register WD (TMWD)
- Timer interrupt control/status register WD (TICRWD)
- Timer interrupt flag register WD (TIFRWD)

## 19.2.1 Timer Control/Status Register WD (TCSRWD)

|       | Address:     | H'FFFF9A        |                    |   |   |                |              |          |     |  |  |  |
|-------|--------------|-----------------|--------------------|---|---|----------------|--------------|----------|-----|--|--|--|
|       | Bit:         | b7              | b6                 | b5  | b4  | b3             | b2           | b1       | b0  |  |  |  |
|       |              | B6WI            | TCWE               | B4WI  | TCSRWE                                      | TMWLOCK        | TMWI         | —        | _   |  |  |  |
| Value | after reset: | 1               | 0                  | 1   | 0   | 0              | 1            | 1        | 1   |  |  |  |
| Bit   | Symbol       | Bit N           | ame                | e Description   |   |                |              |          |     |  |  |  |
| 7     | B6WI         | Bit 6<br>inhibi |                    | 0: Writing to<br>enabled.   | the TCW                                     | E bit (bit 6 i | n this regis | ster) is | R/W |  |  |  |
|       |              |                 |                    | 1: Writing to the TCWE bit (bit 6 in this register) is disabled.              |   |                |              |          |     |  |  |  |
|       |              |                 |                    | This bit is always read as 1.   |   |                |              |          |     |  |  |  |
| 6     | TCWE         |                 |                    | 0: Writing to the TCWD register is disabled.                                  |   |                |              |          |     |  |  |  |
|       |              |                 | WD write<br>enable |   | 1: Writing to the TCWD register is enabled. |                |              |          |     |  |  |  |
|       |              | enabi           | -                  | Before writing data to this bit, the B6WI bit must be cleared to 0.           |   |                |              |          |     |  |  |  |
| 5     | B4WI         | Bit 4           |                    | 0: Writing to   | the TCSF                                    | WE bit (bit    | 4) is enab   | led.     | R/W |  |  |  |
|       |              | inhibi          | t                  | 1: Writing to the TCSRWE bit (bit 4) is disabled.                             |   |                |              |          |     |  |  |  |
|       |              |                 |                    | This bit is always read as 1.   |   |                |              |          |     |  |  |  |
| 4     | TCSRW        |                 | r<br>ol/status     | 0: Writing to TMWLOCK and TMWI (bits 3 and 2 in this register) is disabled.   |   |                |              |          |     |  |  |  |
|       |              | 0               | er WD<br>enable    | 1: 0: Writing to TMWLOCK and TMWI (bits 3 and 2 in this register) is enabled. |   |                |              |          |     |  |  |  |
|       |              |                 |                    | Before writin<br>cleared to 0   | •   | this bit, the  | B4WI bit r   | nust be  |     |  |  |  |
|       |              |                 |                    |   |   |                |              |          |     |  |  |  |



| Bit  | Symbol  | Bit Name                  | Description   | R/W |
|------|---------|---------------------------|---|-----|
| 3    | TMWLOCK | Timer mode register WD    | This register is write-protected when this bit is 1. Once<br>this bit is set to 1, this bit can be cleared only by a reset. | R/W |
|      |         | lockdown                  | 0: Writing to the TMWD register is enabled.   |     |
|      |         |                           | 1: Writing to the TMWD register is disabled.  |     |
|      |         |                           | [Setting condition]   |     |
|      |         |                           | When 1 is written to this bit   |     |
|      |         |                           | [Clearing condition]  |     |
|      |         |                           | Resetting   |     |
| 2    | 2 TMWI  | Timer mode                | 0: Writing to the TMWD register is enabled.   | R/W |
|      |         | register write<br>inhibit | 1: Writing to the TMWD register is disabled.  |     |
|      |         |                           | [Setting conditions]  |     |
|      |         |                           | • This bit is automatically set to 1 after TMWD is written  |     |
|      |         |                           | to.   |     |
|      |         |                           | • When 1 is written to this bit.  |     |
|      |         |                           | [Clearing condition]  |     |
|      |         |                           | When 0 is written to TMWI while TMWI is 1   |     |
| 1, 0 | _       | Reserved                  | These bits are read as 1. The write value should always be 1.   |     |

Note: TCSRWD must be rewritten by using the MOV instruction. The bit manipulation instruction cannot be used to change the setting value.

## 19.2.2 Timer Counter WD (TCWD)



TCWD is an 8-bit readable/writable up-counter. When TCWD overflows from H'FF to H'00, the internal reset signal is generated. TCWD is initialized to H'00. TCWD can also be used as a periodic timer. It issues an interrupt request to the CPU when the upper two bits in TCWD are B'01, B'10, or B'11 according to the TICRWD setting.

| Ad          | dress:                 | H'FFFF99 | 9       |             |                   |                       |              |              |                 |     |
|-------------|------------------------|----------|---------|-------------|-------------------|-----------------------|--------------|--------------|-----------------|-----|
|             | Bit:                   | b7       |         | b6          | b5                | b4                    | b3           | b2           | b1              | b0  |
|             |                        |          |         | _           | _                 | —                     |              | CKS          | i[3:0]          |     |
| Value after | Value after reset: 1 1 |          | 1       | 1           | 0                 | 0                     | 0            | 0            |                 |     |
| Bit         | t Symbol Bit Name      |          | Descrip | Description |                   |                       |              |              |                 |     |
| 7 to 4      | —                      |          | Re      | eserved     | These b<br>always | oits are rea<br>be 1. | d as 1. The  | e write valu | e should        |     |
| 3 to 0      | CKS                    | S[3:0]   | Cl      | ock select  | 0000: Ir          | nternal cloc          | k: counts c  | on ¢loco/8   | (initial value) | R/W |
|             |                        |          |         |             | 0001: Ir          | nternal cloc          | k: counts c  | on ¢loco/32  | 2               |     |
|             |                        |          |         |             | 0010: Ir          | nternal cloc          | k: counts c  | on oloco/12  | 8               |     |
|             |                        |          |         |             | 0011: Ir          | nternal cloc          | k: counts c  | on ¢loco/51  | 2               |     |
|             |                        |          |         |             | 0100: Ir          | nternal cloc          | ck: counts c | on oloco/10  | 24              |     |
|             |                        |          |         |             | 0101: Ir          | nternal cloc          | ck: counts c | on sub/4     |                 |     |
|             |                        |          |         |             | 0110: Ir          | nternal cloc          | ck: counts c | on øsub/25   | 6               |     |
|             |                        |          |         |             | 0111: C           | lock input            | prohibited.  |              |                 |     |
|             |                        |          |         |             | 1000: Ir          | nternal cloc          | ck: counts c | on           |                 |     |
|             |                        |          |         |             | 1001: Ir          | nternal cloc          | ck: counts c | on           |                 |     |
|             |                        |          |         |             | 1010: Ir          | nternal cloc          | ck: counts c | on           |                 |     |
|             |                        |          |         |             | 1011: Ir          | nternal cloc          | ck: counts c | on           |                 |     |
|             |                        |          |         |             | 1100: Ir          | nternal cloc          | ck: counts c | on           |                 |     |
|             |                        |          |         |             | 1101: Ir          | nternal cloc          | ck: counts c | on           |                 |     |
|             |                        |          |         |             | 1110: Ir          | nternal cloc          | ck: counts c | on           |                 |     |
|             |                        |          |         |             | 1111: lr          | nternal cloc          | k: counts c  | on           |                 |     |

## 19.2.3 Timer Mode Register WD (TMWD)

• CK3[3:0] bits (clock select)

The method by which this register is written differs from other registers. The register must be written by using the MOV instruction twice in succession. First, write the data to be loaded to TMWD in a first operation, then write a bit reversal value of the data to be loaded in a second operation. When correct operation is executed, CKS[3:0] bits are rewritten after the second write. If the first data and the second reversal data do not match, all bits are not modified. Set CK3[3:0] bits to B'0111 (clock input prohibited) to stop WDT operation.

## **19.2.4** Timer Interrupt Control Register WD (TICRWD)

| /         | Address:  | H'FFFF9 | В                      |  |  |             |             |          |     |  |
|-----------|-----------|---------|------------------------|--|--|-------------|-------------|----------|-----|--|
|           | Bit:      | b7      | b6                     | b5   | b4   | b3          | b2          | b1       | b0  |  |
|           | INTSE     |         | NTSEL[1:0]             | IWIE   | _  | _           | _           | —        | —   |  |
| Value aft | er reset: | 1       | 1                      | 0  | 1  | 1           | 1           | 1        | 1   |  |
| Bit       | Symb      | ol      | Bit Name               | Descrip  | tion   |             |             |          | R/W |  |
| 7, 6      | INTSE     | EL[1:0] | WDT periodic           | 00: Setti  | ng prohibit  | ed          |             |          | R/W |  |
|           |           |         | interrupt<br>condition | 01: An interrupt is generated when the upper two bits in TCWD is B'01. |  |             |             |          |     |  |
|           |           |         | select                 | 10: An interrupt is generated when the upper two bits in TCWD is B'10. |  |             |             |          |     |  |
|           |           |         |                        |  | 11: An interrupt is generated when the upper two bits in TCWD is B'11. (Initial value) |             |             |          |     |  |
| 5         | IWIE      |         | WDT periodic           | 0: Periodic interrupt request is disabled.                             |  |             |             |          |     |  |
|           |           |         | interrupt<br>enable    | 1: Periodic interrupt request is enabled.                              |  |             |             |          |     |  |
| 4 to 0    |           |         | Reserved               | These bi<br>always b   |  | l as 1. The | write value | e should | _   |  |



| A          | ddress:                | H'FFFF | 9C        |   |                   |   |             |              |            |    |  |  |
|------------|------------------------|--------|-----------|---|-------------------|---|-------------|--------------|------------|----|--|--|
|            | Bit:                   | b7     |           | b6  | b5                | b4  | b3          | b2           | b1         | b0 |  |  |
|            |                        | IWI    | =         | —   | _                 | _   | —           | —            | —          | —  |  |  |
| Value afte | Value after reset: 0 1 |        | 1         | 1   | 1                 | 1   | 1           | 1            |            |    |  |  |
| Bit        | Bit Symbol Bit Name    |        |           | Descrip                                     | otion             |   |             |              | R/W        |    |  |  |
| 7          | IWF                    |        | WE        | DT periodic                                 | 0: No pe          | 0: No periodic interrupt request  |             |              |            |    |  |  |
|            | interrupt              |        | 1: Perio  | 1: Periodic interrupt request is generated. |                   |   |             |              |            |    |  |  |
|            |                        | req    | uest flag | [Setting condition]                         |                   |   |             |              |            |    |  |  |
|            |                        |        |           |   | agre              | <ul> <li>When the upper two bits in the timer counter WD<br/>agree with the value set by the INTSEL[1:0] bits in<br/>TICRWD.</li> </ul> |             |              |            |    |  |  |
|            |                        |        |           |   | [Clearin          | g condition   | ]           |              |            |    |  |  |
| _          |                        |        |           |   | • Whe             | en 0 is writt   | en to IWF   | after readir | ng IWF = 1 |    |  |  |
| 6 to 0     | _                      |        | Re        | served                                      | These b<br>always | oits are read<br>be 1.  | d as 1. The | e write valu | e should   | _  |  |  |

## **19.2.5** Timer Interrupt Flag Register WD (TIFRWD)



## **19.3** Operation

## 19.3.1 Watchdog Timer Overflow Reset

The watchdog timer is provided with an 8-bit counter. After a reset is released, TCWD starts counting up. When the TCWD count value overflows H'FF, an internal reset signal is generated. Since TCWD is a writable counter, it starts counting from the value set in TCWD. An overflow period in the range of 1 to 256 input clock cycles can therefore be set, according to the TCWD set value.

When the watchdog timer is not used, write 0 simultaneously to TMWLOCK and TMWI in TCSRWD while the TCSRWE bit is 1 and set CKS[3:0] in TMWD to B'0111 (clock input prohibited).

Figure 19.2 shows an example of watchdog timer operation.




Figure 19.2 Watchdog Timer Operation Example

## 19.3.2 Watchdog Timer Setting Flow

The watchdog timer should be set using the procedure shown in figure 19.3.




Figure 19.3 Watchdog Timer Setting Flow



## 19.3.3 Watchdog Timer Periodic Interrupt

When the INTSEL[1:0] bits in TICRWD are set and the timer WD counter reaches the set value, the IWF bit in TIRWD is set to 1. At this time, if the IWIE bit in TICRWD is 1, an interrupt request is generated. Figure 19.4 shows the interrupt generation timing when INTSEL is B'01.




Figure 19.4 Periodic Interrupt Generation Timing (INTSEL = B'01)



## **19.4** Usage Notes

## 19.4.1 Notes on System Design

While the watchdog timer is a useful function that restores the LSI to normal condition if the system runs erratically for some reason, the watchdog timer may fail to be reset properly in situations such as the perpetuation of an endless loop in a specific programming routine in which a counter setting operation is executed. Also, there is a possibility of the watchdog timer not being reset properly despite an erratic system condition if an interrupt is enabled and a counter value is set within the interrupt processing.

These notes should be taken into consideration in the system design phases.

## 19.4.2 Notes on Stopping the Watchdog Timer or Switching the Count Clock

The MSTWDT bit in MSTCR1 is set to 1 after release from a reset, but the watchdog timer will operate since  $\phi$ loco/8 is selected as the counter clock. (and, since the WDT is in module standby mode, access to the registers is disabled). To stop the watchdog timer or switch the count clock, proceed after releasing the WDT from module standby by clearing the MSTWDT bit in MSTCR1 to 0.





## Section 20 Serial Communication Interface 3 (SCI3, IrDA)

This LSI includes a serial communication interface 3 (SCI3), which has three independent channels. The SCI3 can handle both asynchronous and clocked synchronous serial communication. In asynchronous mode, serial data communication can be carried out using standard asynchronous communication chips such as a Universal Asynchronous Receiver/Transmitter (UART) or an Asynchronous Communication Interface Adapter (ACIA). A function is also provided for serial communication between processors (multiprocessor communication function).

Table 20.1 shows the SCI3 channel configuration and figure 20.1 shows a block diagram of the SCI3. Since pin functions are identical for each of the three channels (SCI3, SCI3\_2, and SCI3\_3), separate explanations are not given in this section.

## 20.1 Features

- Choice of asynchronous or clocked synchronous serial communication mode
- Full-duplex communication capability

The transmitter and receiver are mutually independent, enabling transmission and reception to be executed simultaneously.


Double-buffering is used in both the transmitter and the receiver, enabling continuous transmission and continuous reception.

- On-chip baud rate generator allows any bit rate to be selected
- External clock or on-chip baud rate generator can be selected as a transfer clock source.
- Six interrupt sources

Transmit-end, transmit-data-empty, receive-data-full, overrun error, framing error, and parity error. The DTC can be activated by the transmit-data-empty interrupt and receive-data-full interrupt sources.

Asynchronous mode

- Data length: 7 or 8 bits
- Stop bit length: 1 or 2 bits
- Parity: Even, odd, or none
- Receive error detection: Parity, overrun, and framing errors
- Break detection: Break can be detected by reading the RXD pin level directly in the case of a framing error



Clocked synchronous mode

- Data length: 8 bits
- Receive error detection: Overrun errors



| Channel   | Abbreviation         | Pin                        | Register | Register Address | Noise Canceler |
|-----------|----------------------|----------------------------|----------|------------------|----------------|
| Channel 1 | SCI3*1               | SCK3                       | SMR      | H'FF0550         | Available      |
|           |                      | RXD<br>TXD                 | BRR      | H'FF0551         | -              |
|           |                      | IXD                        | SCR3     | H'FF0552         | _              |
|           |                      |                            | TDR      | H'FF0553         | _              |
|           |                      |                            | SSR      | H'FF0554         | _              |
|           |                      |                            | RDR      | H'FF0555         | _              |
|           |                      |                            | RSR      | _                | _              |
|           |                      |                            | TSR      | _                | _              |
|           |                      |                            | SPMR     | H'FF0556         | _              |
| Channel 2 | SCI3_2* <sup>2</sup> | SCK3_2                     | SMR_2    | H'FF0558         | Available      |
|           |                      | RXD_2/lrRxD<br>TXD_2/lrTxD | BRR_2    | H'FF0559         | -              |
|           |                      |                            | SCR3_2   | H'FF055A         | _              |
|           |                      |                            | TDR_2    | H'FF055B         | _              |
|           |                      |                            | SSR_2    | H'FF055C         | _              |
|           |                      |                            | RDR_2    | H'FF055D         | _              |
|           |                      |                            | RSR_2    | _                | -              |
|           |                      |                            | TSR_2    | _                | _              |
|           |                      |                            | SPMR     | H'FF055E         | _              |
|           |                      |                            | IrCR     | H'FF05DE         | _              |
| Channel 3 | SCI3_3               | SCK3_3                     | SMR_3    | H'FF0560         | Available      |
|           |                      | RXD_3<br>TXD_3             | BRR_3    | H'FF0561         | _              |
|           |                      | TXD_5                      | SCR3_3   | H'FF0562         | _              |
|           |                      |                            | TDR_3    | H'FF0563         | _              |
|           |                      |                            | SSR_3    | H'FF0564         | -              |
|           |                      |                            | RDR_3    | H'FF0565         | -              |
|           |                      |                            | RSR_3    |                  | -              |
|           |                      |                            | TSR_3    | _                | -              |
|           |                      |                            | SPMR_3   | H'FF0566         | _              |

## Table 20.1 Channel Configuration

Notes: 1. Channel 1 of the SCI3 is used in on-board programming mode by boot mode.

2. SCI3\_2 provides IrDA (Infrared Data Association) communication waveform transmission/reception according IrDA standard version 1.0.

RENESAS




Figure 20.1 Block Diagram of SCI3

RENESAS

Table 20.2 shows the SCI3 pin configuration.

| Channel | Pin Name    | I/O    | Function   |
|---------|-------------|--------|--|
| 1       | SCK3        | I/O    | Clock input/output for channel 1                             |
|         | RXD         | Input  | Receive data input for channel 1                             |
|         | TXD         | Output | Transmit data output for channel 1                           |
| 2       | SCK3_2      | I/O    | Clock input/output for channel 2                             |
|         | RXD_2/lrRxD | Input  | Receive data input for channel 2/IrDA receive data input     |
|         | TXD_2/lrTxD | Output | Transmit data output for channel 2/IrDA transmit data output |
| 3       | SCK3_3      | I/O    | Clock input/output for channel 3                             |
|         | RXD_3       | Input  | Receive data input for channel 3                             |
|         | TXD_3       | Output | Transmit data output for channel 3                           |

## Table 20.2 Pin Configuration



## 20.2 Register Descriptions

The SCI3 has the following registers.

Channel 1


- Receive shift register (RSR)
- Receive data register (RDR)
- Transmit shift register (TSR)
- Transmit data register (TDR)
- Serial mode register (SMR)
- Serial control register (SCR3)
- Serial status register (SSR)
- Bit rate register (BRR)
- Sampling mode register (SPMR)

## Channel 2

- Receive shift register (RSR)
- Receive data register (RDR)
- Transmit shift register (TSR)
- Transmit data register (TDR)
- Serial mode register (SMR)
- Serial control register (SCR3)
- Serial status register (SSR)
- Bit rate register (BRR)
- Sampling mode register (SPMR)
- IrDA control register (IrCR)

Channel 3

- Receive shift register (RSR)
- Receive data register (RDR)
- Transmit shift register (TSR)
- Transmit data register (TDR)
- Serial mode register (SMR)
- Serial control register (SCR3)
- Serial status register (SSR)
- Bit rate register (BRR)
- Sampling mode register (SPMR)



#### 20.2.1 Receive Shift Register (RSR)


RSR is a shift register that is used to receive serial data input from the RXD pin and convert it into parallel data. When one frame of data has been received, it is transferred to RDR automatically. RSR cannot be directly accessed by the CPU.

#### 20.2.2 Receive Data Register (RDR)




RDR is an 8-bit register that stores received data. When the SCI3 has received one frame of data, it transfers the received data from RSR to RDR, where it is stored. After this, RSR is receiveenabled. As RSR and RDR function as a double buffer in this way, continuous receive operations are possible. After confirming that the RDRF bit in SSR is set to 1, read RDR only once. RDR cannot be written to by the CPU. RDR is initialized to H'00.


## 20.2.3 Transmit Shift Register (TSR)



TSR is a shift register that transmits serial data. To perform serial data transmission, the SCI3 first transfers transmit data from TDR to TSR automatically, then sends the data that starts from the LSB to the TXD pin. TSR cannot be directly accessed by the CPU.



## 20.2.4 Transmit Data Register (TDR)



TDR is an 8-bit register that stores data for transmission. When the SCI3 detects that TSR is empty, it transfers the transmit data written in TDR to TSR and starts transmission. The doublebuffered structure of TDR and TSR enables continuous transmission. If the next transmit data has already been written to TDR during transmission of one-frame data, the SCI3 transfers the written data to TSR to continue transmission. To achieve reliable serial transmission, write transmit data to TDR only once after confirming that the TDRE bit in SSR is set to 1. TDR is initialized to H'FF.

#### 20.2.5 Serial Mode Register (SMR)

|       | Address: H'FF0550, H'FF0558, H'FF0560 |        |                             |        |                                     |             |             |         |     |  |  |
|-------|---------------------------------------|--------|-----------------------------|--------|-------------------------------------|-------------|-------------|---------|-----|--|--|
|       | Bit:                                  | b7     | b6                          | b5     | b4                                  | b3          | b2          | b1      | b0  |  |  |
|       |                                       | СОМ    | CHR                         | PE     | PM                                  | STOP        | MP          | CKS[1:0 | ]   |  |  |
| Value | after reset:                          | 0      | 0                           | 0      | 0                                   | 0           | 0           | 0       | 0   |  |  |
| Bit   | Symbol                                | Bit Na | me                          | Γ      | Description                         |             |             |         | R/W |  |  |
| 7     | COM                                   | Comm   | unication r                 | node ( | 0: Asynchronous mode                |             |             |         |     |  |  |
|       |                                       |        | 1: Clocked synchronous mode |        |                                     |             |             |         |     |  |  |
| 6     | CHR                                   | Chara  | cter length                 | (      | (Enabled only in asynchronous mode) |             |             |         |     |  |  |
|       |                                       |        |                             | (      | ): Selects 8 bi                     | ts as the d | ata length. |         |     |  |  |
|       |                                       |        |                             | 1      | : Selects 7 bi                      | ts as the d | ata length. |         |     |  |  |
| 5     | PE                                    | Parity | enable                      | (      | Enabled only                        | in asynchr  | onous moo   | le)     | R/W |  |  |
|       |                                       |        |                             | (      | ): Parity bit ad<br>disabled.       | ldition and | parity chec | k are   |     |  |  |
|       |                                       |        |                             | 1      | : The parity b parity bit is        |             |             |         |     |  |  |

| Bit | Symbol | Bit Name             | Description   | R/W |
|-----|--------|----------------------|---|-----|
| 4   | РМ     | Parity mode          | (Enabled only when the PE bit is 1 in asynchronous mode)              | R/W |
|     |        |                      | 0: Selects even parity.   |     |
|     |        |                      | 1: Selects odd parity.  |     |
| 3   | STOP   | Stop bit length      | (Enabled only in asynchronous mode)                                   | R/W |
|     |        |                      | 0: 1 stop bit   |     |
|     |        |                      | 1: 2 stop bits  |     |
| 2   | MP     | Multiprocessor mode  | 0: The multiprocessor communication function is disabled.             | R/W |
|     |        |                      | 1: The multiprocessor communication function is enabled* <sup>2</sup> |     |
| 1   | CKS1   | Clock select 0 and 1 | 00:   | R/W |
| 0   | CKS0   |                      | 01:  φ/4 clock (n = 1)  |     |
|     |        |                      | 10: φ/14 clock (n = 2)  |     |
|     |        |                      | 11:  φ/64 clock (n = 3)   |     |

Notes: 1. The SMR value is retained when (module) standby mode is entered.

2. In clocked synchronous mode, clear this bit to 0.

• STOP bit (stop bit length)

Selects the stop bit length in transmission. For reception, only the first stop bit is checked, regardless of the value in the bit. If the second stop bit is 0, it is treated as the start bit of the next transmit character.

• MP bit (multiprocessor mode)

When this bit is set to 1, the multiprocessor communication function is enabled. The PE bit and PM bit settings are invalid in multiprocessor mode.

• CKS1 bit and CKS0 bit (clock select 1, 0)

These bits select the clock source for the baud rate generator.

For the relationship between the bit rate register setting and the baud rate, see section 20.2.8, Bit Rate Register (BRR). n is the decimal representation of the value of n in BRR (see section 20.2.8, Bit Rate Register (BRR)).



## 20.2.6 Serial Control Register 3 (SCR3)

|       | Bit:         | b7      | b6                   | b5   | b4                     | b3         | b2           | b1       | b0  |  |  |
|-------|--------------|---------|----------------------|--|------------------------|------------|--------------|----------|-----|--|--|
|       |              | TIE     | RIE                  | TE   | RE                     | MPIE       | TEIE         | CKE[1:0] | ]   |  |  |
| Value | after reset: | 0       | 0                    | 0  | 0                      | 0          | 0            | 0        | 0   |  |  |
| Bit   | Symbol       | Bit Na  | me                   | Descripti  | on                     |            |              |          | R/W |  |  |
| 7     | TIE          |         |                      | 0: The TX  | (I interrupt           | request is | disabled.    |          | R/W |  |  |
|       |              | interru | ot enable            | 1: The TX  | (I interrupt           | request is | enabled.     |          |     |  |  |
| 6     | RIE          | Receiv  | e interrupt          | 0: RXI an  | d ERI inter            | rupt reque | sts are disa | abled.   | R/W |  |  |
|       |              | enable  |                      | 1: RXI and ERI interrupt requests are enabled.   |                        |            |              |          |     |  |  |
| 5     | TE           | Transn  | nit enable           | 0: Transmission is disabled.   |                        |            |              |          |     |  |  |
|       |              |         |                      | 1: Transmission is enabled.  |                        |            |              |          |     |  |  |
| 4     | RE           | Receiv  | e enable             | 0: Reception is disabled.  |                        |            |              |          |     |  |  |
|       |              |         |                      | 1: Recept  | ion is enab            | oled.      |              |          |     |  |  |
| 3     | MPIE         |         | ocessor<br>ot enable | •  | only when<br>nous mode |            | in SMR is    | 1 in     | R/W |  |  |
|       |              |         |                      | When this bit is set to 1, receive data in which the multiprocessor bit is 0 is skipped, and setting of the RDRF, FER, and OER status flags in SSR is disabled. On receiving data in which the multiprocessor bit is 1, this bit is automatically cleared and normal reception is resumed. For details, see section 20.5, Multiprocessor Communication Function. |                        |            |              |          |     |  |  |
| 2     | TEIE         | Transn  |                      | 0: The TEI interrupt request is disabled.  |                        |            |              |          |     |  |  |
|       |              | interru | ot enable            | 1: The TE  | I interrupt            | request is | enabled.     |          |     |  |  |

RENESAS

Address: H'FF0552, H'FF055A, H'FF0562

| Bit   | Symbol | Bit Name   | Description   | R/W  |
|-------|--------|--|---|------|
| 1,    | CKE1   | Clock enable 0   | Selects the clock source.   | R/W  |
| 0     | CKE0   | and 1  | Asynchronous mode:  |      |
|       |        |  | 00: On-chip baud rate generator   |      |
|       |        |  | 01: On-chip baud rate generator   |      |
|       |        |  | Outputs a clock of the same frequency as the bit rate from the SCK3 pin.          |      |
|       |        |  | 10: External clock  |      |
|       |        |  | A clock with a frequency 16 times the bit rate should be input from the SCK3 pin. |      |
|       |        |  | 11:Reserved   |      |
|       |        |  | Clocked synchronous mode:   |      |
|       |        |  | 00: On-chip clock (The SCK3 pin functions as clock output.)                       |      |
|       |        |  | 01: Reserved  |      |
|       |        |  | <ol> <li>External clock (The SCK3 pin functions as clock<br/>input.)</li> </ol>   |      |
|       |        |  | 11: Reserved  |      |
| Notes |        | TE and RE bits and re bits and rection the second sec | re reset and the other bits are retained when (module) star                       | ndby |

2. For details on interrupt requests, see section 20.8, Interrupt Requests.



## 20.2.7 Serial Status Register (SSR)

|       | Address: H   | H'FF0554, H'FF055C, H'FF0564 |  |   |              |              |              |            |      |  |  |  |  |  |
|-------|--------------|------------------------------|--|---|--------------|--------------|--------------|------------|------|--|--|--|--|--|
|       | Bit:         | b7                           | b6   | b5  | b4           | b3           | b2           | b1         | b0   |  |  |  |  |  |
|       | [            | TDRE                         | RDRF   | OER   | FER          | PER          | TEND         | MPBR       | MPBT |  |  |  |  |  |
| Value | after reset: | 1                            | 0  | 0   | 0            | 0            | 1            | 0          | 0    |  |  |  |  |  |
| Bit   | Symbol       | Bit Name                     | Desc   | ription   |              |              |              |            | R/W  |  |  |  |  |  |
| 7     | TDRE         | Transmit                     | -  | ng conditio                                     | ns]          |              |              |            | R/W  |  |  |  |  |  |
|       |              | data registe<br>empty flag   | r ∙ W  | When the TE bit in SCR3 is 0                    |              |              |              |            |      |  |  |  |  |  |
|       |              | empty hag                    | • W  | /hen data is                                    | s transferre | ed from TD   | R to TSR     |            |      |  |  |  |  |  |
|       |              |                              | [Clea  | ring conditi                                    | ons]         |              |              |            |      |  |  |  |  |  |
|       |              |                              | • W  | hen the Cl                                      | PU writes C  | ) after read | ling TDRE    | = 1.       |      |  |  |  |  |  |
|       |              |                              | • W  | hen the Cl                                      | PU writes t  | ransmit da   | ta to TDR.   |            |      |  |  |  |  |  |
|       |              |                              |  | TXI interru                                     | pt           |              |              |            |      |  |  |  |  |  |
| 6     | RDRF         | Receive                      |  | R/W   |              |              |              |            |      |  |  |  |  |  |
|       |              | data registe<br>full flag    | data register<br>iull flag When reception ends normally and receive data is<br>transferred from RSR to RDR |   |              |              |              |            |      |  |  |  |  |  |
|       |              |                              | [Clea  | ring conditi                                    | ons]         |              |              |            |      |  |  |  |  |  |
|       |              |                              | • W  | hen the Cl                                      | PU writes 0  | ) after read | ling RDRF    | = 1.       |      |  |  |  |  |  |
|       |              |                              | When the CPU reads data from RDR.  |   |              |              |              |            |      |  |  |  |  |  |
|       |              |                              | When the DTC transfers data from RDR with an RXI   |   |              |              |              |            |      |  |  |  |  |  |
|       |              |                              |  |   |              | e DTC set    | tings satisf | y the flag |      |  |  |  |  |  |
|       |              |                              |  | earing con                                      |              |              |              |            | B/W  |  |  |  |  |  |
| 5     | OER          | Overrun                      | [Setti   | [Setting condition]                             |              |              |              |            |      |  |  |  |  |  |
|       |              | error flag                   | • When an overrun error occurs in reception  |   |              |              |              |            |      |  |  |  |  |  |
|       |              |                              | [Clea  | ring conditi                                    | on]          | ו]           |              |            |      |  |  |  |  |  |
|       |              |                              | • W  | When the CPU writes 0 after reading $OER = 1$ . |              |              |              |            |      |  |  |  |  |  |


Address: H'FF0554, H'FF055C, H'FF0564

| Bit  | Symbol                             | Bit Name                       | Description  | R/W |  |  |  |  |  |  |
|------|------------------------------------|--------------------------------|--|-----|--|--|--|--|--|--|
| 4    | FER                                | Framing error                  | Setting condition]   |     |  |  |  |  |  |  |
|      | flag                               |                                | When a framing error occurs in reception   |     |  |  |  |  |  |  |
|      |                                    |                                | [Clearing condition]   |     |  |  |  |  |  |  |
|      |                                    |                                | • When the CPU writes 0 after reading FER = 1.   |     |  |  |  |  |  |  |
| 3    | PER                                | Parity error                   | [Setting condition]  | R/W |  |  |  |  |  |  |
|      |                                    | flag                           | When a parity error is detected during reception   |     |  |  |  |  |  |  |
|      |                                    |                                | [Clearing condition]   |     |  |  |  |  |  |  |
|      |                                    |                                | • When the CPU writes 0 after reading PER = 1.   |     |  |  |  |  |  |  |
| 2    | TEND                               | Transmit end                   | [Setting conditions]   | R/W |  |  |  |  |  |  |
|      |                                    | flag                           | • When the TE bit in SCR3 is 0   |     |  |  |  |  |  |  |
|      |                                    |                                | • When TDRE = 1 at transmission of the last bit of a   |     |  |  |  |  |  |  |
|      |                                    |                                | transmit character   |     |  |  |  |  |  |  |
|      |                                    |                                | [Clearing conditions]  |     |  |  |  |  |  |  |
|      |                                    |                                | • When 0 is written to TDRE after reading TDRE = 1   |     |  |  |  |  |  |  |
|      |                                    |                                | When the transmit data is written to TDR   |     |  |  |  |  |  |  |
| 1    | MPBR Multiprocessor<br>bit receive |                                | Stores the multiprocessor bit in the receive character data.<br>When the RE bit in SCR3 is cleared to 0, its state is<br>retained. | R/W |  |  |  |  |  |  |
| 0    | MPBT                               | Multiprocessor<br>bit transfer | essor Specifies the multiprocessor bit value to be added to the transmit character data.   |     |  |  |  |  |  |  |
| Note | are<br>1. The                      | satisfied:<br>DISEL bit is 0.  | e peripheral module flags when all of the following three cond   |     |  |  |  |  |  |  |

- The value in the transfer counter (count register CRA in normal and repeat modes or count register CRB in block mode) is not 0.
- 3. A chain transfer is not used.



#### 20.2.8 Bit Rate Register (BRR)



BRR is an 8-bit register that adjusts the bit rate. The initial value of BRR is H'FF. Table 20.3 shows the relationship between the N setting in BRR and the n setting in bits CKS1 and CKS0 SMR in asynchronous mode. Table 20.4 shows the maximum bit rate for each frequency in asynchronous mode. The values shown in both tables 20.3 and 20.4 are values in active (high-speed) mode. Table 20.5 shows of the relationship between the N setting in BRR and the n setting in bits CKS1 and CKS0 of SMR in clocked synchronous mode. The values shown in table 20.5 are values in active (high-speed) mode. The N setting in BRR and error for other operating frequencies and bit rates can be obtained by the following formulas:

Note: The BRR value is retained in (module) standby mode.

## [Asynchronous Mode]

$$N = \frac{\phi}{64 \times 2^{2n-1} \times B} \times 10^{6} - 1$$
  
Error (%) = 
$$\left\{ \frac{\phi \times 10^{6}}{(N+1) \times B \times 64 \times 2^{2n-1}} - 1 \right\} \times 100$$

#### [Clocked Synchronous Mode]

$$N = \frac{\phi}{8 \times 2^{2n-1} \times B} \times 10^{6} -1$$

[Legend]

- B: Bit rate (bit/s)
- N: BRR setting for baud rate generator (0  $\leq$  N  $\leq$  255)
- φ: Operating frequency (MHz)
- n: CSK1 and CSK0 settings in SMR (0  $\leq$  n  $\leq$  3)

|                     | Operating Frequency $\phi$ (MHZ) |     |              |   |        |              |   |     |              |   |     |              |  |
|---------------------|----------------------------------|-----|--------------|---|--------|--------------|---|-----|--------------|---|-----|--------------|--|
|                     |                                  | 4   |              |   | 4.9152 |              |   | 5   |              |   | 6   |              |  |
| Bit Rate<br>(bit/s) | n                                | N   | Error<br>(%) | n | N      | Error<br>(%) | n | N   | Error<br>(%) | n | N   | Error<br>(%) |  |
| 110                 | 2                                | 70  | 0.03         | 2 | 86     | 0.31         | 2 | 88  | -0.25        | 2 | 106 | -0.44        |  |
| 150                 | 1                                | 207 | 0.16         | 1 | 255    | 0.00         | 2 | 64  | 0.16         | 2 | 77  | 0.16         |  |
| 300                 | 1                                | 103 | 0.16         | 1 | 127    | 0.00         | 1 | 129 | 0.16         | 1 | 155 | 0.16         |  |
| 600                 | 0                                | 207 | 0.16         | 0 | 255    | 0.00         | 1 | 64  | 0.16         | 1 | 77  | 0.16         |  |
| 1200                | 0                                | 103 | 0.16         | 0 | 127    | 0.00         | 0 | 129 | 0.16         | 0 | 155 | 0.16         |  |
| 2400                | 0                                | 51  | 0.16         | 0 | 63     | 0.00         | 0 | 64  | 0.16         | 0 | 77  | 0.16         |  |
| 4800                | 0                                | 25  | 0.16         | 0 | 31     | 0.00         | 0 | 32  | -1.36        | 0 | 38  | 0.16         |  |
| 9600                | 0                                | 12  | 0.16         | 0 | 15     | 0.00         | 0 | 15  | 1.73         | 0 | 19  | -2.34        |  |
| 19200               | 0                                | 6   | -6.99        | 0 | 7      | 0.00         | 0 | 7   | 1.73         | 0 | 9   | -2.34        |  |
| 31250               | 0                                | 3   | 0.00         | 0 | 4      | -1.70        | 0 | 4   | 0.00         | 0 | 5   | 0.00         |  |
| 38400               | 0                                | 2   | 8.51         | 0 | 3      | 0.00         | 0 | 3   | 1.73         | 0 | 4   | -2.34        |  |

## Table 20.3 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode)

Operating Frequency & (MHz)

#### Operating Frequency φ (MHz)

|                     |       |     |              |        | •   | -            | - |     |              |        |     |              |
|---------------------|-------|-----|--------------|--------|-----|--------------|---|-----|--------------|--------|-----|--------------|
|                     | 6.144 |     |              | 7.3728 |     |              | 8 |     |              | 9.8304 |     |              |
| Bit Rate<br>(bit/s) | n     | N   | Error<br>(%) | n      | N   | Error<br>(%) | n | N   | Error<br>(%) | n      | N   | Error<br>(%) |
| 110                 | 2     | 108 | 0.08         | 2      | 130 | -0.07        | 2 | 141 | 0.03         | 2      | 174 | -0.26        |
| 150                 | 2     | 79  | 0.00         | 2      | 95  | 0.00         | 2 | 103 | 0.16         | 2      | 127 | 0.00         |
| 300                 | 1     | 159 | 0.00         | 1      | 191 | 0.00         | 1 | 207 | 0.16         | 1      | 255 | 0.00         |
| 600                 | 1     | 79  | 0.00         | 1      | 95  | 0.00         | 1 | 103 | 0.16         | 1      | 127 | 0.00         |
| 1200                | 0     | 159 | 0.00         | 0      | 191 | 0.00         | 0 | 207 | 0.16         | 0      | 255 | 0.00         |
| 2400                | 0     | 79  | 0.00         | 0      | 95  | 0.00         | 0 | 103 | 0.16         | 0      | 127 | 0.00         |
| 4800                | 0     | 39  | 0.00         | 0      | 47  | 0.00         | 0 | 51  | 0.16         | 0      | 63  | 0.00         |
| 9600                | 0     | 19  | 0.00         | 0      | 23  | 0.00         | 0 | 25  | 0.16         | 0      | 31  | 0.00         |
| 19200               | 0     | 9   | 0.00         | 0      | 11  | 0.00         | 0 | 12  | 0.16         | 0      | 15  | 0.00         |
| 31250               | 0     | 5   | 2.40         | 0      | 6   | 5.33         | 0 | 7   | 0.00         | 0      | 9   | -1.70        |
| 38400               | 0     | 4   | 0.00         | 0      | 5   | 0.00         | 0 | 6   | -6.99        | 0      | 7   | 0.00         |



|                     |   |     |              |   | Opera | ing rie      | quent | уψ(шп  | 2)           |   |     |              |  |
|---------------------|---|-----|--------------|---|-------|--------------|-------|--------|--------------|---|-----|--------------|--|
|                     |   | 10  |              |   | 12    |              |       | 12.888 |              |   | 14  |              |  |
| Bit Rate<br>(bit/s) | n | N   | Error<br>(%) | n | N     | Error<br>(%) | n     | N      | Error<br>(%) | n | N   | Error<br>(%) |  |
| 110                 | 2 | 177 | -0.25        | 2 | 212   | 0.03         | 2     | 217    | 0.08         | 2 | 248 | -0.17        |  |
| 150                 | 2 | 129 | 0.16         | 2 | 155   | 0.16         | 2     | 159    | 0.00         | 2 | 181 | 0.16         |  |
| 300                 | 2 | 64  | 0.16         | 2 | 77    | 0.16         | 2     | 79     | 0.00         | 2 | 90  | 0.16         |  |
| 600                 | 1 | 129 | 0.16         | 1 | 155   | 0.16         | 1     | 159    | 0.00         | 1 | 181 | 0.16         |  |
| 1200                | 1 | 64  | 0.16         | 1 | 77    | 0.16         | 1     | 79     | 0.00         | 1 | 90  | 0.16         |  |
| 2400                | 0 | 129 | 0.16         | 0 | 155   | 0.16         | 0     | 159    | 0.00         | 0 | 181 | 0.16         |  |
| 4800                | 0 | 64  | 0.16         | 0 | 77    | 0.16         | 0     | 79     | 0.00         | 0 | 90  | 0.16         |  |
| 9600                | 0 | 32  | -1.36        | 0 | 38    | 0.16         | 0     | 39     | 0.00         | 0 | 45  | -0.93        |  |
| 19200               | 0 | 15  | 1.73         | 0 | 19    | -2.34        | 0     | 19     | 0.00         | 0 | 22  | -0.93        |  |
| 31250               | 0 | 9   | 0.00         | 0 | 11    | 0.00         | 0     | 11     | 2.40         | 0 | 13  | 0.00         |  |
| 38400               | 0 | 7   | 1.73         | 0 | 9     | -2.34        | 0     | 9      | 0.00         |   |     | _            |  |
|                     |   |     |              |   |       |              |       |        |              |   |     |              |  |

#### Operating Frequency (MHz)

#### Operating Frequency $\phi$ (MHz)

|                     |   | 14.74 | 56           |   | 16  |              |   | 18  |              |   | 20  |              |
|---------------------|---|-------|--------------|---|-----|--------------|---|-----|--------------|---|-----|--------------|
| Bit Rate<br>(bit/s) | n | N     | Error<br>(%) | n | N   | Error<br>(%) | n | N   | Error<br>(%) | n | N   | Error<br>(%) |
| 110                 | 3 | 64    | 0.70         | 3 | 70  | 0.03         | 3 | 79  | -0.12        | 3 | 88  | -0.25        |
| 150                 | 2 | 191   | 0.00         | 2 | 207 | 0.16         | 2 | 233 | 0.16         | 3 | 64  | 0.16         |
| 300                 | 2 | 95    | 0.00         | 2 | 103 | 0.16         | 2 | 114 | 0.16         | 2 | 129 | 0.16         |
| 600                 | 1 | 191   | 0.00         | 1 | 207 | 0.16         | 1 | 233 | 0.16         | 2 | 64  | 0.16         |
| 1200                | 1 | 95    | 0.00         | 1 | 103 | 0.16         | 1 | 114 | 0.16         | 1 | 129 | 0.16         |
| 2400                | 0 | 191   | 0.00         | 0 | 207 | 0.16         | 0 | 233 | 0.16         | 1 | 64  | 0.16         |
| 4800                | 0 | 95    | 0.00         | 0 | 103 | 0.16         | 0 | 114 | 0.16         | 0 | 129 | 0.16         |
| 9600                | 0 | 47    | 0.00         | 0 | 51  | 0.16         | 0 | 58  | -0.96        | 0 | 64  | 0.16         |
| 19200               | 0 | 23    | 0.00         | 0 | 25  | 0.16         | 0 | 28  | 1.02         | 0 | 32  | -1.36        |
| 31250               | 0 | 14    | -1.70        | 0 | 15  | 0.00         | 0 | 17  | 0.00         | 0 | 19  | 0.00         |
| 38400               | 0 | 11    | 0.00         | 0 | 12  | 0.16         | 0 | 14  | -2.34        | 0 | 15  | 1.73         |
|                     |   |       |              |   |     |              |   |     |              |   |     |              |

[Legend]

---: A setting is available but error occurs.

| φ (MHz) | Maximum Bit<br>Rate (bit/s) | n | Ν | φ (MHz) | Maximum Bit<br>Rate (bit/s) | n | N |
|---------|-----------------------------|---|---|---------|-----------------------------|---|---|
| 4       | 125000                      | 0 | 0 | 12      | 375000                      | 0 | 0 |
| 4.9152  | 153600                      | 0 | 0 | 12.288  | 384000                      | 0 | 0 |
| 5       | 156250                      | 0 | 0 | 14      | 437500                      | 0 | 0 |
| 6       | 187500                      | 0 | 0 | 14.7456 | 460800                      | 0 | 0 |
| 6.144   | 192000                      | 0 | 0 | 16      | 500000                      | 0 | 0 |
| 7.3728  | 230400                      | 0 | 0 | 17.2032 | 537600                      | 0 | 0 |
| 8       | 250000                      | 0 | 0 | 18      | 562500                      | 0 | 0 |
| 9.8304  | 307200                      | 0 | 0 | 20      | 625000                      | 0 | 0 |
| 10      | 312500                      | 0 | 0 |         |                             |   |   |

## Table 20.4 Maximum Bit Rate for Each Frequency (Asynchronous Mode)



|          |   |     |   |     | Opera | ating Fr | equen | cy φ (IVII | ٦Z) |     |   |     |
|----------|---|-----|---|-----|-------|----------|-------|------------|-----|-----|---|-----|
| Bit Rate | 4 |     |   | 8   |       | 10       |       | 16         |     | 18  |   | 20  |
| (bit/s)  | n | Ν   | n | Ν   | n     | Ν        | n     | Ν          | n   | Ν   | n | Ν   |
| 110      |   |     |   |     |       |          |       |            |     |     |   |     |
| 250      | 2 | 249 | 3 | 124 | _     | _        | 3     | 249        |     |     |   |     |
| 500      | 2 | 124 | 2 | 249 | _     |          | 3     | 124        | _   |     | _ |     |
| 1k       | 1 | 249 | 2 | 124 | _     | _        | 2     | 249        | —   | _   | — | _   |
| 2.5k     | 1 | 99  | 1 | 199 | 1     | 249      | 2     | 99         | —   | _   | 2 | 124 |
| 5k       | 0 | 199 | 1 | 99  | 1     | 124      | 1     | 199        | 1   | 224 | 1 | 249 |
| 10k      | 0 | 99  | 0 | 199 | 0     | 249      | 1     | 99         | —   | _   | 1 | 124 |
| 25k      | 0 | 39  | 0 | 79  | 0     | 99       | 0     | 159        | 0   | 179 | 0 | 199 |
| 50k      | 0 | 19  | 0 | 39  | 0     | 49       | 0     | 79         | 0   | 89  | 0 | 99  |
| 100k     | 0 | 9   | 0 | 19  | 0     | 24       | 0     | 39         | 0   | 44  | 0 | 49  |
| 250k     | 0 | 3   | 0 | 7   | 0     | 9        | 0     | 15         | 0   | 17  | 0 | 19  |
| 500k     | 0 | 1   | 0 | 3   | 0     | 4        | 0     | 7          | 0   | 8   | 0 | 9   |
| 1M       | 0 | 0*  | 0 | 1   | _     | _        | 0     | 3          | 0   | 4   | 0 | 4   |
| 2M       |   |     | 0 | 0*  | _     | _        | 0     | 1          | _   | _   | _ | _   |
| 2.5M     |   |     |   |     | 0     | 0*       |       | _          | _   | _   | 0 | 1   |
| 5M       |   |     |   |     |       |          |       |            |     |     | 0 | 0*  |

| <b>Table 20.5</b> | Examples of BRR Settings for | Various Bit Rates (Clocked Synchronous Mode) |
|-------------------|------------------------------|--|
|-------------------|------------------------------|--|

Operating Frequency & (MHz)

## [Legend]

Blank: No setting is available.

- --: A setting is available but error occurs.
- \*: Continuous transfer is not possible.

#### 20.2.9 Sampling Mode Register (SPMR)

Address: HIEE0556 HIEE055E HIEE0566

| Address. H FF0556, H FF0556, H FF0566 |              |       |                               |  |  |    |               |            |     |
|---------------------------------------|--------------|-------|-------------------------------|--|--|----|---------------|------------|-----|
|                                       | Bit:         | b7    | b6                            | b5   | b4   | b3 | b2            | b1         | b0  |
|                                       | [            |       | —                             | —  | —  | —  | NFEN          | —          | —   |
| Value after reset: 1                  |              | 1     | 1                             | 1  | 1  | 0  | 1             | 1          |     |
| Bit Symbol Bit Name                   |              | Desci | Description                   |  |  |    |               |            |     |
| 7 to 3                                | B — Reserved |       | These<br>be 1.                | These bits are read as 1. The write value should — be 1.   |  |    |               |            |     |
| 2                                     |              |       | ise cancella<br>action select |  | e noise can<br>RXD pin ir                                  |    | unction is ir | nvalid for | R/W |
|                                       |              |       |                               | <ol> <li>The noise cancellation function is valid for the<br/>RXD pin input (when the COM bit in SMR is<br/>0).</li> </ol> |  |    |               |            |     |
| 1, 0                                  | —            | Re    | eserved                       | These<br>be 1.   | These bits are read as 1. The write value should $-$ be 1. |    |               |            |     |

Note: The SPMR value is retained in (module) standby mode.

NFEN bit (noise cancellation function select)
 Performs noise cancellation for the RXD pin input when the COM bit in SMR is 0 and NFEN bit is 1.

#### 20.2.10 IrDA Control Register (IrCR)

| Address: | Address: H'FF05DE |    |           |    |         |         |    |    |  |  |
|----------|-------------------|----|-----------|----|---------|---------|----|----|--|--|
| Bit:     | b7                | b6 | b5        | b4 | b3      | b2      | b1 | b0 |  |  |
|          | lrE               |    | IrCK[2:0] |    | IrTXINV | IrRXINV | _  | —  |  |  |
|          |                   |    |           |    |         |         |    |    |  |  |



| Bit    | Symbol    | Bit Name           | Description  | R/W |  |
|--------|-----------|--------------------|--|-----|--|
| 7      | IrE       | IrDA enable        | 0: The TXD_2/IrTXD and RXD_2/IrRXD pins<br>function as the TXD_2 and RXD_2 pins. |     |  |
|        |           |                    | 1: The TXD_2/IrTXD and RXD_2/IrRXD pins<br>function as the IrTXD and IrRXD pins. |     |  |
| 6 to 4 | IrCK[2:0] | IrDA clock select  | 000: Bit rate × 3/16   | R/W |  |
|        |           | 2 to 0             | 001: φ/2   |     |  |
|        |           |                    | 010: φ/4   |     |  |
|        |           |                    | 011: φ/8   |     |  |
|        |           |                    | 100:   |     |  |
|        |           |                    | 101:   |     |  |
|        |           |                    | 110:   |     |  |
|        |           |                    | 111:   |     |  |
| 3      | IrTXINV   | IrTX data polarity | 0: Transmit data is output from IrTXD as is.                                     | R/W |  |
|        |           | inversion          | 1: Transmit data is inverted to be output from IrTXD.                            |     |  |
| 2      | IrRXINV   | IrRX data polarity | 0: IrRXD input is used for receive data as is.                                   | R/W |  |
|        |           | inversion          | 1: IrRXD input is inverted to be used for receive data.                          |     |  |
| 1, 0   | _         | Reserved           | These bits are read as 1. The write value should be 1.                           | _   |  |

Note: The IrCR value is retained in (module) standby mode.

• IrE bit (IrDA enable)

Selects the SCI3\_2 I/O pin function between the usual serial function and IrDA function.

- IrCK[2:0] bit (IrDA clock select 2 to 0) Sets the high pulse width for IrTXD output pulse encoding when the IrDA function is
- IrTXINV bit (IrTX data polarity inversion)
   Sets to invert the logic level of the IrTXD output. When inversion is specified, the high pulse width set with IrCR[2:0] is handled as low pulse width.
- IrRXINV bit (IrRX data polarity inversion) Sets to invert the logic level of the IrRXD input. When inversion is specified, the high pulse width set with IrCR[2:0] is handled as low pulse width.

## 20.3 Operation in Asynchronous Mode

Figure 20.2 shows the general format for asynchronous communication. One character (or frame) consists of a start bit (low level), followed by data (in LSB-first order), a parity bit (high or low level), and finally stop bits (high level). Inside the SCI3, the transmitter and receiver are independent units, enabling full-duplex. Both the transmitter and the receiver also have a double-buffered structure, so data can be read or written during transmission or reception, enabling continuous data transfer.




Figure 20.2 Data Format in Asynchronous Communication

#### 20.3.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external clock input at the SCK3 pin can be selected as the SCI3's transfer clock, according to the setting of the COM bit in SMR and the CKE0 and CKE1 bits in SCR3. When an external clock is input at the SCK3 pin, the clock frequency should be 16 times the bit rate used.

When the SCI3 is operated on an internal clock, the clock can be output from the SCK3 pin. The frequency of the clock output in this case is equal to the bit rate, and the phase is such that the rising edge of the clock is in the middle of the transmit data, as shown in figure 20.3.





Figure 20.3 Relationship between Output Clock and Transfer Data Phase (Asynchronous Mode) (Example with 8-Bit Data, Parity, Two Stop Bits)

RENESAS

#### 20.3.2 SCI3 Initialization

Figure 20.4 shows a sample flowchart to initialize the SCI3. When the TE bit is cleared to 0, the TDRE flag is set to 1. Note that clearing the RE bit to 0 does not initialize the contents of the RDRF, PER, FER, and OER flags, or the contents of RDR. When the external clock is used in asynchronous mode, the clock must be supplied even during initialization.





- [1] With the PMC, select which of the TXD, RXD, and SCK3 pins are to be used. Set the clock selection in SCR3. Be sure to clear the other bits in SCR3 to 0. When clock output is selected in asynchronous mode, after the CKE1 and CKE0 settings have been made, output of the clock signal begins immediately upon setting of the PMR bits that correspond to pins selected by SCK3. When clock output is selected with reception in clock-synchronous mode, and CKE1, CKE0, and RE are set to 1, output of the clock signal begins immediately upon setting of the PMR bits that correspond to pins selected by SCK3.
- [2] Set the data transfer format in SMR.
- [3] Write the value corresponding to the bit rate to BRR. Not necessary if an external clock is used.
- [4] Wait at least one bit interval, then set the TE bit or RE bit in SCR3 to 1. For transmission, enable use of the TXD output pin by setting the PMR bit for the pin selected as TXD by the PMC to 1. For reception, enable use of the RXD input pin by setting the PMR bit for the pin selected as RXD by the PMC to 1.

Also set the RIE, TIE, TEIE, and MPIE bits, according to the required interrupts. In asynchronous mode, SCI3 is in the mark state (active) for transmission and in the space state (idle) while waiting for the start bit during reception. After the TE bit has been set to 1 in the case of transmission, transmission is enabled after the output of a frame with all bits 1.


#### Figure 20.4 Sample Flowchart for Initializing SCI3



#### 20.3.3 Data Transmission

Figure 20.5 shows an example of operation for transmission in asynchronous mode. In transmission, the SCI3 operates as described below.

- 1. The SCI3 monitors the TDRE flag in SSR. If the flag is cleared to 0, the SCI3 recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
- 2. The SCI3 sets the TDRE flag to 1 and starts transmission. If the TIE bit is set to 1 at this time, a TXI interrupt request is generated. Continuous transmission is possible because the TXI interrupt routine writes next transmit data to TDR before transmission of the current transmit data has been completed.
- 3. The SCI3 checks the TDRE flag at the timing for sending the stop bit.
- 4. If the TDRE flag is 0, the data is transferred from TDR to TSR, the stop bit is sent, and then transmission of the next frame is started.
- 5. If the TDRE flag is 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then the "mark state" is entered, in which 1 is output. If the TEIE bit in SCR3 is set to 1 at this time, a TEI interrupt request is generated.







Figure 20.5 Example of Transmission in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit)



- [1] Read SSR and check that the TDRE flag is set to 1, then write transmit data to TDR. When data is written to TDR, the TDRE flag is automatically cleared to 0.
- [2] To continue data transmission, read 1 from the TDRE flag to confirm that writing is possible, then write data to TDR. When data is written to TDR, the TDRE flag is automaticaly cleared to 0. If data is transferred to TDR by the DTC with a transmit data empty interrupt (TXI) request, the TDRE flag is automatically checked and cleared.
- [3] To output a break at the end of data transmission, clear PMR corresponding to TxD to 0, after setting PCR to 1 and PDR to 0, then clear the TE bit in SCR3 to 0.

Figure 20.6 Sample Flowchart for Transmitting Data (Asynchronous Mode)

#### 20.3.4 Data Reception

Figure 20.7 shows an example of operation for reception in asynchronous mode. In reception, the SCI3 operates as described below.

- 1. The SCI3 monitors the communication line. If a start bit is detected, the SCI3 performs internal synchronization, receives receive data in RSR, and checks the parity bit and stop bit.
- 2. If an overrun error occurs (when reception of the next data is completed while the RDRF flag is still set to 1), the OER bit in SSR is set to 1. If the RIE bit in SCR3 is set to 1 at this time, an ERI interrupt request is generated. Receive data is not transferred to RDR.
- 3. If a parity error is detected, the PER bit in SSR is set to 1 and receive data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an ERI interrupt request is generated.
- 4. If a framing error is detected (when the stop bit is 0), the FER bit in SSR is set to 1 and receive data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an ERI interrupt request is generated.
- 5. If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an RXI interrupt request is generated. Continuous reception is possible because the RXI interrupt routine reads the receive data transferred to RDR before reception of the next receive data has been completed.




Figure 20.7 Example of Reception in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit)


Table 20.6 shows the states of the SSR status flags and receive data handling when a receive error is detected. If a receive error is detected, the RDRF flag retains its state before receiving data. Reception cannot be resumed while a receive error flag is set to 1. Accordingly, clear the OER, FER, PER, and RDRF bits to 0 before resuming reception. Figure 20.8 shows a sample flowchart for data reception.

| SSR Status Flag |     |     |     |                    |  |
|-----------------|-----|-----|-----|--------------------|--|
| RDRF*           | OER | FER | PER | Receive Data       | Receive Error Type                           |
| 1               | 1   | 0   | 0   | Lost               | Overrun error                                |
| 0               | 0   | 1   | 0   | Transferred to RDR | Framing error                                |
| 0               | 0   | 0   | 1   | Transferred to RDR | Parity error                                 |
| 1               | 1   | 1   | 0   | Lost               | Overrun error + framing error                |
| 1               | 1   | 0   | 1   | Lost               | Overrun error + parity error                 |
| 0               | 0   | 1   | 1   | Transferred to RDR | Framing error + parity error                 |
| 1               | 1   | 1   | 1   | Lost               | Overrun error + framing error + parity error |

#### Table 20.6 SSR Status Flags and Receive Data Handling

Note: \* The RDRF flag retains the state it had before data reception.





- Read the OER, PER, and FER flags in SSR to identify the error. If a receive error occurs, performs the appropriate error processing.
- [2] Read SSR and check that RDRF = 1, then read the receive data in RDR. The RDRF flag is cleared automatically.
- [3] To continue data reception, before the stop bit for the current frame is received, read the RDRF flag and read RDR. The RDRF flag is cleared automatically by te RDR read.
   If RDR data is transferred by the DTC which was activated by an RXI interrupt, the RDRF flag is cleared automatically.
- [4] If a receive error occurs, read the OER, PER, and FER flags in SSR to identify the error. After performing the appropriate error processing, ensure that the OER, PER, and FER flags are all cleared to 0. Reception cannot be resumed if any of these flags are set to 1. In the case of a framing error, a break can be detected by reading the value of the RxD pin.

Figure 20.8 Sample Flowchart for Data Reception (Asynchronous Mode) (1)




Figure 20.8 Sample Flowchart for Data Reception (Asynchronous Mode) (2)



## 20.4 Operation in Clocked Synchronous Mode

Figure 20.9 shows the format for clocked synchronous communication. In clocked synchronous mode, data is transmitted or received synchronous with clock pulses. A single character in the transmit data consists of the 8-bit data starting from the LSB. In transmission, data is output from one falling edge of the synchronization clock to the next. In reception, data is received in synchronization with the rising edge of the synchronization clock. After 8-bit data is output, the transmission line holds the MSB state. In clocked synchronous mode, no parity or multiprocessor bit is added. Inside the SCI3, the transmitter and receiver are independent units, enabling full-duplex communication through the use of a common clock. Both the transmitter and the receiver also have a double-buffered structure, so data can be read or written during transmission or reception, enabling continuous data transfer.




Figure 20.9 Data Format in Clocked Synchronous Communication

#### 20.4.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external synchronization clock input at the SCK3 pin can be selected, according to the setting of the COM bit in SMR and CKE0 and CKE1 bits in SCR3. When the SCI3 is operated on an internal clock, the synchronization clock is output from the SCK3 pin. Eight synchronization clock pulses are output in the transfer of one character, and when no transfer is performed the clock is fixed high.

#### 20.4.2 SCI3 Initialization

Before transmitting and receiving data, the SCI3 should be initialized as described in a sample flowchart in figure 20.4.

#### 20.4.3 Data Transmission

Figure 20.10 shows an example of SCI3 operation for transmission in clocked synchronous mode. In transmission, the SCI3 operates as described below.

- 1. The SCI3 monitors the TDRE flag in SSR, and if the flag is 0, the SCI3 recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
- 2. The SCI3 sets the TDRE flag to 1 and starts transmission. If the TIE bit in SCR3 is set to 1 at this time, a transmit data empty interrupt (TXI) is generated.
- 3. The SCI3 outputs eight synchronization clock pulses when clock output mode has been specified. Data is output in synchronization with the input clock when use of an external clock has been specified. Serial data is transmitted sequentially from the LSB (bit 0), from the TXD pin.
- 4. The SCI3 checks the TDRE flag at the timing for sending the MSB (bit 7).
- 5. If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, and transmission of the next frame is started.
- 6. If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, and the TDRE flag maintains the output state of the MSB. If the TEIE bit in SCR3 is set to 1 at this time, a TEI interrupt request is generated.
- 7. The SCK3 pin is fixed high at the end of transmission.

Figure 20.11 shows a sample flowchart for data transmission. Transmission will not start while a receive error flag (OER, FER, or PER) is set to 1. Make sure that the receive error flags are cleared to 0 before starting transmission.




Figure 20.10 Example of Transmission in Clocked Synchronous Mode

RENESAS




Figure 20.11 Sample Flowchart for Data Transmission (Clocked Synchronous Mode)



#### 20.4.4 Data Reception (Clocked Synchronous Mode)

Figure 20.12 shows an example of SCI3 operation for reception in clocked synchronous mode. In reception, the SCI3 operates as described below.

- 1. The SCI3 performs internal initialization synchronous with a synchronization clock input or output and starts receiving data.
- 2. The SCI3 stores the receive data in RSR.
- 3. If an overrun error occurs (when reception of the next data is completed while the RDRF flag in SSR is still set to 1), the OER bit in SSR is set to 1. If the RIE bit in SCR3 is set to 1 at this time, an ERI interrupt request is generated, receive data is not transferred to RDR, and the RDRF flag remains to be set to 1.
- 4. If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an RXI interrupt request is generated.





Figure 20.12 Example of Reception in Clocked Synchronous Mode

Reception cannot be resumed while a receive error flag is set to 1. Accordingly, clear the OER, FER, PER, and RDRF bits to 0 before resuming reception. Figure 20.13 shows a sample flowchart for data reception.





 Read the OER flag in SSR to determine if there is an error. If an overrun error has occurred, execute overrun error processing.


- P. Read SSR and check that the RDRF flag is set to 1, then read the receive data in RDR. When data is read from RDR, the RDRF flag is automatically cleared to 0. If RDR data is transferred by the DTC with a receive data full interrupt (RXI) request, the RDRF flag is cleared automatically.
- 3] To continue data reception, before the MSB (bit 7) of the current frame is received, reading the RDRF flag and reading RDR should be finished. When data is read from RDR, the RDRF flag is automatically cleared to 0.
- [4] If an overrun error occurs, read the OER flag in SSR, and after performing the appropriate error processing, clear the OER flag to 0. Reception cannot be resumed if the OER flag is set to 1.

Figure 20.13 Sample Flowchart for Data Reception (Clocked Synchronous Mode)

#### 20.4.5 Simultaneous Data Transmission and Reception

Figure 20.14 shows a sample flowchart for simultaneous transmit and receive operations. The following procedure should be used for simultaneous data transmit and receive operations. To switch from transmit mode to simultaneous transmit and receive mode, after checking that the SCI3 has finished transmission and the TDRE and TEND flags are set to 1, clear TE to 0. Then simultaneously set TE and RE to 1 with a single instruction. To switch from receive mode to simultaneous transmit and receive error flags (OER, FER, and PER) are cleared to 0, simultaneously set TE and RE to 1 with a single instruction.






- Read SSR and check that the TDRE flag is set to 1, then write transmit data to TDR.
   When data is written to TDR, the TDRE flag is automatically cleared to 0.
- Read SSR and check that the RDRF flag is set to 1, then read the receive data in RDR.
   When data is read from RDR, the RDRF flag is automatically cleared to 0.
- [3] To continue data transmission/ reception, before the MSB (bit 7) of the current frame is received, finish reading the RDRF flag, reading RDR. Also, before the MSB (bit 7) of the current frame is transmitted, read 1 from the TDRE flag to confirm that writing is possible. Then write data to TDR.

When data is written to TDR, the TDRE flag is automatically cleared to 0. When data is read from RDR, the RDRF flag is automatically cleared to 0.

If data is transferred to TDR by the DTC with a transmit data empty interrupt (TXI) request, the TDRE flag is automatically checked and cleared. If RDR data is transferred by the DTC with a receive data full iterrupt (RXI) request, the RDRF flag is automatically cleared.

[4] If an overrun error occurs, read the OER flag in SSR, and after performing the appropriate error processing, clear the OER flag to 0. Transmission/reception cannot be resumed if the OER flag is set to 1. For overrun error processing, see figure 20.13.




## 20.5 Multiprocessor Communication Function

Use of the multiprocessor communication function enables data transfer between a number of processors sharing communication lines by asynchronous serial communication using the multiprocessor format, in which a multiprocessor bit is added to the transfer data. When multiprocessor communication is performed, each receiving station is addressed by a unique ID code. The serial communication cycle consists of two component cycles; an ID transmission cycle that specifies the receiving station, and a data transmission cycle. The multiprocessor bit is used to differentiate between the ID transmission cycle and the data transmission cycle. If the multiprocessor bit is 1, the cycle is an ID transmission cycle; if the multiprocessor bit is 0, the cycle is a data transmission cycle. Figure 20.15 shows an example of inter-processor communication using the multiprocessor format. The transmitting station first sends the ID code of the receiving station with which it wants to perform serial communication as data with a 1 multiprocessor bit added. When data with a 1 multiprocessor bit is received, the receiving station compares that data with its own ID. The station whose ID matches then receives the data sent next. Stations whose IDs do not match continue to skip data until data with a 1 multiprocessor bit is again received.

The SCI3 uses the MPIE bit in SCR3 to implement this function. When the MPIE bit is set to 1, transfer of receive data from RSR to RDR, error flag detection, and setting the SSR status flags, RDRF, FER, and OER, to 1, are inhibited until data with a 1 multiprocessor bit is received. On reception of a receive character with a 1 multiprocessor bit, the MPBR bit in SSR is set to 1 and the MPIE bit is automatically cleared, thus normal reception is resumed. If the RIE bit in SCR3 is set to 1 at this time, an RXI interrupt is generated.

When the multiprocessor format is selected, the parity bit setting is rendered invalid. All other bit settings are the same as those in normal asynchronous mode. The clock used for multiprocessor communication is the same as that in normal asynchronous mode.






#### Figure 20.15 Example of Inter-Processor Communication Using Multiprocessor Format (Transmission of Data H'AA to Receiving Station A)

#### 20.5.1 Multiprocessor Data Transmission

Figure 20.16 shows a sample flowchart for multiprocessor data transmission. For an ID transmission cycle, set the MPBT bit in SSR to 1 before transmission. For a data transmission cycle, clear the MPBT bit in SSR to 0 before transmission. All other SCI3 operations are the same as those in asynchronous mode.





- Read SSR and check that the TDRE flag is set to 1, set the MPBT bit in SSR to 0 or 1, then write transmit data to TDR. When data is written to TDR, the TDRE flag is automatically cleared to 0.
- [2] To continue data transmission, be sure to read 1 from the TDRE flag to confirm that writing is possible, then write data to TDR. When data is written to TDR, the TDRE flag is automatically cleared to 0. If data is transferred to TDR by the DTC with a transmit data empty interrupt (TXI) request, the TDRE flag is automatically checked and cleared.
- [3] To output a break in serial transmission, set the port PCR to 1, clear PDR and PMR to 0, then clear the TE bit in SCR3 to 0.

Figure 20.16 Sample Flowchart for Multiprocessor Data Transmission

#### 20.5.2 Multiprocessor Data Reception

Figure 20.17 shows a sample flowchart for multiprocessor data reception. If the MPIE bit in SCR3 is set to 1, data is skipped until data with a 1 multiprocessor bit is sent. On receiving data with a 1 multiprocessor bit, the receive data is transferred to RDR. An RXI interrupt request is generated at this time. All other SCI3 operations are the same as those in asynchronous mode. Figure 20.18 shows an example of SCI3 operation for multiprocessor data reception.






Figure 20.17 Sample Flowchart for Multiprocessor Data Reception (1)

RENESAS

# <End>

No

[5]

(Continued on

next page)

RDRF = 1

Read receive data in RDR

Is data reception continued?

Clear RE bit in SCR3 to 0

No

- [A]

Yes

Yes






Figure 20.17 Sample Flowchart for Multiprocessor Data Reception (2)







RENESAS

## 20.6 IrDA Operation

The SCI3\_2 provides the IrDA function. If the IrDA function is enabled using the IrE bit in IrCR, the TxD\_2 and RxD\_2 pins in SCI2\_3 are allowed to encode and decode the waveform based on the IrDA Specifications version 1.0 (function as the IrTxD and IrRxD pins)\*. Connecting these pins to the infrared data transceiver achieves infrared data communications based on the system defined by the IrDA Specifications version 1.0.

In the system defined by the IrDA Specifications version 1.0, communication is started at a transfer rate of 9600 bps, which can be modified later as required. Since the IrDA interface provided by this LSI does not incorporate the capability of automatic modification of the transfer rate, the transfer rate must be modified through programming.

Figure 20.19 is the IrDA block diagram.




Figure 20.19 IrDA Block Diagram

IrDA operation should be set according to the following procedures.

- (1) Set the corresponding pin in the MCR register or PMR register.
- (2) Set the IrCR register.
- (3) Set the register related to SCI3\_2.

#### 20.6.1 Transmission

During transmission, the output signals from the SCI3\_2 (UART frames) are converted to IR frames using the IrDA interface (see figure 20.20). For serial data of level 0, a high-level pulse having a width of 3/16 of the bit rate (1-bit interval) is output (initial setting). The high-level pulse can be selected using the IrCKS2 to IrCKS0 bits in IrCR. The high-level pulse width is defined to be 1.41  $\mu$ s at minimum and (3/16 + 2.5%) × bit rate or (3/16 × bit rate) +1.08  $\mu$ s at maximum. For example, when the frequency of system clock  $\phi$  is 20 MHz, a high-level pulse width of 1.6  $\mu$ s can be specified because it is the smallest value in the range greater than 1.41  $\mu$ s. For serial data of level 1, no pulses are output.




Figure 20.20 IrDA Transmission and Reception

#### 20.6.2 Reception

During reception, IR frames are converted to UART frames using the IrDA interface before inputting to SCI3\_2. 0 is output when the high level pulse is detected while 1 is output when no pulse is detected during one bit period. Note that a pulse shorter than the minimum pulse width of 1.41  $\mu$ s is regarded as a 0 signal.

RENESAS

#### 20.6.3 High-Level Pulse Width Selection

Table 20.7 shows possible settings for bits IrCKS2 to IrCKS0 (minimum pulse width), and this LSI's operating frequencies and bit rates, for making the pulse width shorter than 3/16 times the bit rate in transmission.

| Operating            | Bit Rate (bps) (Above)/Bit Period × 3/16 (Below) |       |       |       |       |        |  |  |  |  |
|----------------------|--|-------|-------|-------|-------|--------|--|--|--|--|
| Frequency (<br>(MHz) | 2400   | 9600  | 19200 | 38400 | 57600 | 115200 |  |  |  |  |
| (=)                  | 78.13  | 19.53 | 9.77  | 4.88  | 3.26  | 1.63   |  |  |  |  |
| 4.9152               | 011  | 011   | 011   | 011   | 011   | 011    |  |  |  |  |
| 5                    | 011  | 011   | 011   | 011   | 011   | 011    |  |  |  |  |
| 6                    | 100  | 100   | 100   | 100   | 100   | 100    |  |  |  |  |
| 6.144                | 100  | 100   | 100   | 100   | 100   | 100    |  |  |  |  |
| 7.3728               | 100  | 100   | 100   | 100   | 100   | 100    |  |  |  |  |
| 8                    | 100  | 100   | 100   | 100   | 100   | 100    |  |  |  |  |
| 9.3804               | 100  | 100   | 100   | 100   | 100   | 100    |  |  |  |  |
| 10                   | 100  | 100   | 100   | 100   | 100   | 100    |  |  |  |  |
| 12                   | 101  | 101   | 101   | 101   | 101   | 101    |  |  |  |  |
| 12.288               | 101  | 101   | 101   | 101   | 101   | 101    |  |  |  |  |
| 14                   | 101  | 101   | 101   | 101   | 101   | 101    |  |  |  |  |
| 14.7456              | 101  | 101   | 101   | 101   | 101   | 101    |  |  |  |  |
| 16                   | 101  | 101   | 101   | 101   | 101   | 101    |  |  |  |  |
| 16.9344              | 101  | 101   | 101   | 101   | 101   | 101    |  |  |  |  |
| 17.2032              | 101  | 101   | 101   | 101   | 101   | 101    |  |  |  |  |
| 18                   | 101  | 101   | 101   | 101   | 101   | 101    |  |  |  |  |
| 19.6608              | 101  | 101   | 101   | 101   | 101   | 101    |  |  |  |  |
| 20                   | 101  | 101   | 101   | 101   | 101   | 101    |  |  |  |  |

#### Table 20.7 Settings of Bits IrCKS2 to IrCKS0

## 20.7 Noise Canceler

Figure 20.21 shows a block diagram of the noise canceler circuit. When the noise canceler function is enabled, the RXD input signal is routed through the noise canceler before being provided internally. The noise canceler consists of three cascaded latches and a match detector. The RXD input signal is sampled at the basic clock frequency, 16 times the transfer rate, and when the outputs of three latches agree, the level is passed to the next circuit. If they do not agree, the previous value is held.

In other words, if the input level changes and the level remains the same for three or more clock cycles after the change, it is recognized as a signal. However, if the level remains the same for less than three clock cycles, it is recognized as a noise, not as a signal.




Figure 20.21 Block Diagram of Noise Canceler



## 20.8 Interrupt Requests

The SCI3 creates the following six interrupt requests: transmission end, transmit data empty, receive data full, and receive errors (overrun error, framing error, and parity error). Table 20.8 shows the interrupt sources.

| Interrupt<br>Requests  | Abbreviation | Interrupt Sources                | DTC<br>Activation |  |
|------------------------|--------------|----------------------------------|-------------------|--|
| Receive Data Full      | RXI          | Setting RDRF in SSR              | Possible          |  |
| Transmit Data<br>Empty | ТХІ          | Setting TDRE in SSR              | Possible          |  |
| Transmission End       | TEI          | Setting TEND in SSR              | Impossible        |  |
| Receive Error          | ERI          | Setting OER, FER, and PER in SSR | Impossible        |  |

#### Table 20.8 SCI3 Interrupt Requests

When the TDRE flag in SSR is set to 1, a TXI interrupt request is generated. When the TEND flag in SSR is set to 1, a TEI interrupt request is generated. The DTC can be activated to perform data transfers with the TXI interrupt request. The TDRE flag is automatically cleared to 0 by the DTC data transfer.

When the RDRF flag in SSR is set to 1, a RXI interrupt request is generated. When any of the ORER, PER and FER flags is set to 1, an ERI interrupt request is generated. The DTC can be activated to perform data transfers with the RXI interrupt request. The RDRE flag is automatically cleared to 0 by the DTC data transfer.

The TEI interrupt is generated if the TEND flag is set to 1 when the TEIE bit is 1. If the TEI and TXI interrupts are generated at the same time, the TXI interrupt is accepted first. Therefore, if the TDRE and TEND flags are to be simultaneously cleared in a TXI interrupt routine, branching to a TEI interrupt routine cannot be performed.

The initial value of the TDRE flag in SSR is 1. Thus, when the TIE bit in SCR3 is set to 1 before transferring the transmit data to TDR, a TXI interrupt request is generated even if the transmit data is not ready. The initial value of the TEND flag in SSR is 1. Thus, when the TEIE bit in SCR3 is set to 1 before transferring the transmit data to TDR, a TEI interrupt request is generated even if the transmit data has not been sent. It is possible to make use of the most of these interrupt requests efficiently by transferring the transmit data to TDR in the interrupt routine. To prevent the generation of these interrupt requests (TXI and TEI), set the enable bits (TIE and TEIE) that correspond to these interrupt requests to 1, after transferring the transmit data to TDR.



## 20.9 Usage Notes

#### 20.9.1 Break Detection and Processing

When framing error detection is performed, a break can be detected by reading the RXD pin value directly. In a break, the input from the RXD pin becomes all 0s, setting the FER flag, and possibly the PER flag. Note that as the SCI3 continues the receive operation after receiving a break, even if the FER flag is cleared to 0, it will be set to 1 again.

#### 20.9.2 Mark State and Break Sending

When the PMR bit corresponding to the pin selected by the PMC is 0, the TXD pin is used as an I/O port whose direction (input or output) and level are determined by PCR and PDR. This can be used to set the TXD pin to mark state (high level) or send a break during data transmission. To maintain the communication line at mark state until the PMR bit is set to 1, set both PCR and PDR to 1. As the PMR bit is cleared to 0 at this point, the TXD pin becomes an I/O port, and 1 is output from the TXD pin. To send a break during transmission, first set PCR to 1 and clear PDR to 0, and then clear the PMR bit to 0. When the PMR bit is cleared to 0, the transmitter is initialized regardless of the current transmission state, the TXD pin becomes an I/O port, and 0 is output from the TXD pin.

#### 20.9.3 Receive Error Flags and Transmit Operations (Clocked Synchronous Mode Only)

Transmission cannot be started when a receive error flag (OER, PER, or FER) is set to 1, even if the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 before starting transmission. Note also that receive error flags cannot be cleared to 0 even if the RE bit is cleared to 0.



#### 20.9.4 Receive Data Sampling Timing and Reception Margin in Asynchronous Mode

In asynchronous mode, the SCI3 operates on a basic clock with a frequency of 16 times the transfer rate. In reception, the SCI3 samples the falling edge of the start bit using the basic clock, and performs internal synchronization. Receive data is latched internally at the rising edge of the 8th pulse of the basic clock as shown in figure 20.22. Thus, the reception margin in asynchronous mode is given by formula (1) below.

$$M = \{ (0.5 - \frac{1}{2N}) - \frac{D - 0.5}{N} - (L - 0.5) F \} \times 100 (\%)... Formula 1 \}$$

... Formula (1)

[Legend]

- N: Ratio of bit rate to clock (N = 16)
- D: Clock duty (D = 0.5 to 1.0)
- L: Frame length (L = 9 to 12)
- F: Absolute value of clock rate deviation

Assuming values of F (absolute value of clock rate deviation) = 0 and D (clock duty) = 0.5 in formula (1), the reception margin can be given by the formula.

 $M = \{0.5 - 1/(2 \times 16)\} \times 100 \ [\%] = 46.875\%$ 

However, this is only the computed value, and a margin of 20% to 30% should be allowed for in system design.




Figure 20.22 Receive Data Sampling Timing in Asynchronous Mode

#### 20.9.5 Relation between Writes to TDR and TDRE Flag

Data can be written to TDR regardless of the state of the TDRE flag. However, if new data is written to TDR when the DRE flag is cleared to 0, the data stored in TDR will be lost since it has not yet been transferred to TSR. It is therefore essential to check that the TDRE flag is set to 1 before writing transmit data TDR.

#### 20.9.6 Restrictions on Using DTC

When the external clock source is used as a synchronization clock, update TDR by the DTC or CPU and wait for at least five  $\phi$  clock cycles before allowing the transmit clock to be input. If the transmit clock is input within four clock cycles after TDR modification, the SCI3 may malfunction (see figure 20.23).

When using the DTC to read RDR, be sure to set the receive end interrupt (RXI) for the relevant SCI3 as the DTC activation source.




Figure 20.23 Example of DTC Transmission in Clock Synchronous Mode





## Section 21 I<sup>2</sup>C Bus Interface 2 (IIC2)

The I<sup>2</sup>C bus interface 2 conforms to and provides a subset of the Philips I<sup>2</sup>C bus (inter-IC bus) interface functions. The register configuration that controls the I<sup>2</sup>C bus differs partly from the Philips configuration, however. Figure 21.1 shows a block diagram of the I<sup>2</sup>C bus interface 2. Figure 21.2 shows an example of I/O pin connections to external circuits.

Either the IIC2 or SSU incorporated in this LSI can be used at a time. Accordingly, when the IIC2 function is used, the SSU function is not available.

### 21.1 Features

- Selectable for I<sup>2</sup>C bus format or clock synchronous serial format
- Continuous transmission/reception

Since the shift register, transmit data register, and receive data register are independent from each other, the continuous transmission/reception can be performed.

#### I<sup>2</sup>C Bus Format:

- Start and stop conditions generated automatically in master mode
- Selectable for acknowledge output levels when receiving
- Automatic loading of acknowledge bit when transmitting
- Bit synchronization/wait function stored In master mode, the state of SCL is monitored per bit, and the timing is synchronized automatically. If transmission/reception is not yet possible, set the SCL to low until preparations are completed.
- Six interrupt sources

Transmit data empty (including slave-address match), transmit end, receive data full (including slave-address match), arbitration lost, NACK detection, and stop condition detection. The DTC can be activated by the transmit-data-empty and receive-data-full interrupts.

• Direct bus drive possible

Two pins, SCL and SDA pins, function as NMOS open-drain outputs when the bus drive function is selected.

#### **Clock Synchronous Format:**

• Four interrupt sources

Transmit-data-empty, transmit-end, receive-data-full, and overrun error. The DTC can be activated by the transmit-data-empty and receive-data-full interrupt sources.




Figure 21.1 Block Diagram of I<sup>2</sup>C Bus Interface 2






Figure 21.2 External Circuit Connections of I/O Pins

Table 21.1 summarizes the pin configuration used by the  $I^2\!C$  bus interface 2.

| <b>Table 21.1</b> | Pin Configuration |
|-------------------|-------------------|
|-------------------|-------------------|

| Pin Name | I/O | Function                      |
|----------|-----|-------------------------------|
| SCL      | I/O | IIC serial clock input/output |
| SDA      | I/O | IIC serial data input/output  |




# 21.2 Register Descriptions

The IIC2 has the following registers.

- IIC2/SSU select register (ICSUSR)
- I<sup>2</sup>C bus control register 1 (ICCR1)
- I<sup>2</sup>C bus control register 2 (ICCR2)
- I<sup>2</sup>C bus mode register (ICMR)
- I<sup>2</sup>C bus interrupt enable register (ICIER)
- I<sup>2</sup>C bus status register (ICSR)
- I<sup>2</sup>C bus slave address register (SAR)
- I<sup>2</sup>C bus transmit data register (ICDRT)
- I<sup>2</sup>C bus receive data register (ICDRR)
- I<sup>2</sup>C bus shift register (ICDRS)





## 21.2.1 IIC2/SSU Select Register (ICSUSR)

Note: To select the IIC2 function, this bit should be set to 0 without fail.

## 21.2.2 I<sup>2</sup>C Bus Control Register 1 (ICCR1)

|         | Bit:               | b7                          | b6                       | b5                         | b4  | b3                          | b2   | b1                   | b0  |  |
|---------|--------------------|-----------------------------|--------------------------|----------------------------|---|-----------------------------|------|----------------------|-----|--|
|         | [                  | ICE                         | RCVD                     | MST                        | TRS   |                             | CKS[ | [3:0]                |     |  |
| Value a | Value after reset: |                             | 0                        | 0                          | 0   | 0                           | 0    | 0                    | 0   |  |
| Bit     | Symbo              | I Bit I                     | Bit Name                 |                            | Description   |                             |      |                      |     |  |
| 7       | ICE                | I <sup>2</sup> C t<br>inter | ous<br>rface 2           |                            | 0: This module is stopped. (SCL and SDA pins are set to port function.)                 |                             |      |                      |     |  |
|         |                    | enal                        | ble                      |                            | 1: This bit is enabled for transfer operations. (SCL and SDA pins are bus drive state.) |                             |      |                      |     |  |
| 6       | RCVD               |                             | eption                   | 0: Enables next reception  |   |                             |      |                      |     |  |
|         |                    | disa                        | ble                      | 1: Disables next reception |   |                             |      |                      |     |  |
| 5       | MST                | Mas                         | ter/slave                | 00: Slav                   | 00: Slave receive mode  |                             |      |                      |     |  |
|         |                    | sele                        | ct                       | _01: Slav                  | _01: Slave transmit mode  |                             |      |                      |     |  |
| 4       | TRS                |                             | nsmit/                   | 10: Mas                    | ter receive   | mode                        |      |                      | R/W |  |
|         |                    | rece                        | receive select           | 11: Mas                    | 11: Master transmit mode  |                             |      |                      |     |  |
| 3 to 0  | ) CKS[3:0          | - 1                         | nsfer clock<br>ct 3 to 0 |                            |   | oe set acco<br>able 21.2) i | 0    | e necessary<br>node. | R/W |  |

Address: H'FF05C8



• RCVD bit (reception disable)

Selects to enable or disable the next operation when TRS is 0 and ICDRR is read.

• MST bit (master/slave select) and TRS bit (transmit/receive select)

In master mode with the I<sup>2</sup>C bus format, when arbitration is lost, MST and TRS are both reset by hardware, causing a transition to slave receive mode. Modification of the TRS bit should be performed between transfer frames.

After data receive has been started in slave receive mode, when the first seven bits of the receive data agree with the slave address that is set to SAR and the eighth bit is 1, TRS is automatically set to 1. If an overrun error occurs in master mode with the clock synchronous serial format, MST is cleared to 0 and slave receive mode is entered.

Operating modes are described above according to MST and TRS combination. When clock synchronous serial format is selected and MST is 1, clock is output.

• CKS[3:0] bits (transfer clock select 3 to 0)

These bits should be set according to the necessary transfer rate (see table 21.2) in master mode. In slave mode, these bits are used for reservation of the data setup time in transmit mode. The time is 10  $t_{cyc}$  when CKS3 = 0 and 20  $t_{cyc}$  when CKS3 = 1.



| Bit 3 | Bit 2 | Bit 1 | Bit 0 |               |           |           | Transfer Ra | ate        |            |
|-------|-------|-------|-------|---------------|-----------|-----------|-------------|------------|------------|
| CKS3  | CKS2  | CKS1  | CKS0  | Clock         | φ = 5 MHz | φ = 8 MHz | φ = 10 MHz  | φ = 16 MHz | φ = 20 MHz |
| 0     | 0     | 0     | 0     | ф/28          | 179 kHz   | 286 kHz   | 357 kHz     | 571 kHz    | 714 kHz    |
|       |       |       | 1     | ф/40          | 125 kHz   | 200 kHz   | 250 kHz     | 400 kHz    | 500 kHz    |
|       |       | 1     | 0     | ф/48          | 104 kHz   | 167 kHz   | 208 kHz     | 333 kHz    | 417 kHz    |
|       |       |       | 1     | ф/64          | 78.1 kHz  | 125 kHz   | 156 kHz     | 250 kHz    | 313 kHz    |
|       | 1     | 0     | 0     | ф/80          | 62.5 kHz  | 100 kHz   | 125 kHz     | 200 kHz    | 250 kHz    |
|       |       |       | 1     | ф <b>/100</b> | 50.0 kHz  | 80.0 kHz  | 100 kHz     | 160 kHz    | 200 kHz    |
|       |       | 1     | 0     | ф/112         | 44.6 kHz  | 71.4 kHz  | 89.3 kHz    | 143 kHz    | 179 kHz    |
|       |       |       | 1     | ф/128         | 39.1 kHz  | 62.5 kHz  | 78.1 kHz    | 125 kHz    | 156 kHz    |
| 1     | 0     | 0     | 0     | ф/56          | 89.3 kHz  | 143 kHz   | 179 kHz     | 286 kHz    | 357 kHz    |
|       |       |       | 1     | ф/80          | 62.5 kHz  | 100 kHz   | 125 kHz     | 200 kHz    | 250 kHz    |
|       |       | 1     | 0     | ф/96          | 52.1 kHz  | 83.3 kHz  | 104 kHz     | 167 kHz    | 208 kHz    |
|       |       |       | 1     | ф <b>/128</b> | 39.1 kHz  | 62.5 kHz  | 78.1 kHz    | 125 kHz    | 156 kHz    |
|       | 1     | 0     | 0     | ф/160         | 31.3 kHz  | 50.0 kHz  | 62.5 kHz    | 100 kHz    | 125 kHz    |
|       |       |       | 1     | ф/200         | 25.0 kHz  | 40.0 kHz  | 50.0 kHz    | 80.0 kHz   | 100 kHz    |
|       |       | 1     | 0     | ф/224         | 22.3 kHz  | 35.7 kHz  | 44.6 kHz    | 71.4 kHz   | 89.3 kHz   |
|       |       |       | 1     | ф/256         | 19.5 kHz  | 31.3 kHz  | 39.1 kHz    | 62.5 kHz   | 78.1 kHz   |

# Table 21.2 Transfer Rate



# 21.2.3 I<sup>2</sup>C Bus Control Register 2 (ICCR2)

|       | Address: H'  | FF05C9 |                                 |  |   |   |   |   |     |  |  |
|-------|--------------|--------|---------------------------------|--|---|---|---|---|-----|--|--|
|       | Bit:         | b7     | b6                              | b5   | b4  | b3  | b2  | b1  | b0  |  |  |
|       | L            | BBSY   | SCP                             | SDAO   | SDAOP   | SCLO  | _   | IICRST  |     |  |  |
| Value | after reset: | 0      | 1                               | 1  | 1   | 1   | 1   | 0   | 1   |  |  |
| Bit   | Symbol       | Bit    | Name                            | Descrip  | Description   |   |   |   |     |  |  |
| 7     | BBSY*1       | Bus    | busy                            | occupied<br>condition<br>synchroi<br>With the<br>SDA lev<br>condition<br>condition<br>when the<br>the cond<br>to SCP t<br>procedu<br>condition<br>stop con | d or release<br>nous serial<br>l <sup>2</sup> C bus fo<br>el changes<br>n of SCL =<br>n has been<br>e SDA leve<br>lition of SC<br>n has been<br>to issue a s<br>re when als<br>n. Write 0 i | ed and to is<br>er mode. W<br>format, this<br>trmat, this b<br>from high<br>high, assuu-<br>issued. Th<br>el changes<br>L = high, a<br>issued. W<br>start condit<br>so re-trans<br>n BBSY an<br>ssue start/ | bit is set to<br>to low und<br>iming that t<br>his bit is cle<br>from low to<br>assuming th<br>trite 1 to BE<br>ion. Follow<br>mitting a st | stop<br>ck<br>o meaning.<br>1 when the<br>er the<br>he start<br>eared to 0<br>o high under<br>nat the stop<br>3SY and 0<br>this<br>tart<br>o to issue a |     |  |  |
| 6     | SCP          |        | rt/stop<br>dition issue<br>ıble | condition<br>condition<br>retransm<br>To issue<br>SCP. Th  | ns in maste<br>n, write 1 ir<br>nit start cor<br>a stop cor   | er mode. To<br>BBSY an<br>Indition is is<br>Indition, wri   | te 0 in BBS   | tart  |     |  |  |
| 5     | SDAO         |        | A output<br>le control          | output le<br>manipula<br>0: When<br>Wher<br>1: When  | evel of SDA<br>ated during<br>reading, S<br>writing, S<br>reading, S  | A. This bit s<br>g transfer.<br>SDA pin ou<br>DA pin is c<br>SDA pin ou   | tputs low.<br>hanged to<br>tputs high.  | n modifying<br>be<br>output low.<br>output Hi-Z   | R/W |  |  |

RENESAS

| Bit | Symbol               | Bit Name                  | Description  | R/W |
|-----|----------------------|---------------------------|--|-----|
| 4   | SDAOP                | SDAO write<br>protect     | This bit controls change of output level of the SDA<br>pin by modifying the SDAO bit. To change the<br>output level, clear SDAO and SDAOP to 0 or set<br>SDAO to 1 and clear SDAOP to 0 by the MOV<br>instruction. This bit is always read as 1.       | R/W |
| 3   | SCLO                 | SCL output level monitor  | This bit monitors SCL output level. When reading<br>and SCLO is 1, SCL pin outputs high. When<br>reading and SCLO is 0, SCL pin outputs low.   | R   |
| 2   | —                    | Reserved                  | This bit is read as 1. The write value should be 1.  |     |
| 1   | IICRST* <sup>2</sup> | IIC control part<br>reset | This bit resets the control part except for $l^2C$ registers. If this bit is set to 1 when hang-up occurs because of communication failure during $l^2C$ operation, $l^2C$ control part can be reset without setting ports and initializing registers. | R/W |
| 0   | _                    | Reserved                  | This bit is read as 1. The write value should be 1.  | _   |

Note: 1. In standby mode, the BBSY bit in ICCR2 is reset.

2. Clear IICRST to 0 by software since this bit is not cleared automatically.



# 21.2.4 I<sup>2</sup>C Bus Mode Register (ICMR)

|          | Address: I | H'FF05CA |  |   |  |              |             |              |     |  |  |
|----------|------------|----------|--|---|--|--------------|-------------|--------------|-----|--|--|
|          | Bit:       | b7       | b6   | b5  | b4   | b3           | b2          | b1           | b0  |  |  |
|          |            | MLS      | WAIT   | —   | —  | BCWP         |             | BC[2:0]      |     |  |  |
| Value af | ter reset: | 0        | 0  | 0   | 1  | 1            | 0           | 0            | 0   |  |  |
| Bit      | Symbo      | Bit      | Name   | Descrip   | Description  |              |             |              |     |  |  |
| 7        | MLS        | MSE      | B-first/LSB-   | 0: Trans  | fer in MSB   | -first*      |             |              | R/W |  |  |
|          |            | first    | first select 1: Transfer in LSB-first  |   |  |              |             |              |     |  |  |
| 6        | WAIT       | Wai      | it insertion 0: Data and acknowledge bits are transferred consecutively with no wait inserted. |   |  |              |             |              |     |  |  |
|          |            |          |  |   | 1: After the fall of the clock for the final data bit, low period is extended for two transfer clocks. |              |             |              |     |  |  |
| 5        | _          | Res      | erved  | This bit is read as 0. The write value should be 0. |  |              |             |              |     |  |  |
| 4        |            | Res      | erved  | This bit i  | s read as  | 1. The write | value sho   | ould be 1.   |     |  |  |
| 3        | BCWP       | BC prot  | write<br>ect   | 0: When valid.                                      | writing, m   | odifying BC  | 2 to BC0    | values is    | R/W |  |  |
|          |            |          |  | 1: When<br>invalio                                  |  | odifying BC  | 2 to BC0    | values is    |     |  |  |
| 2 to 0   | BC[2:0]    | Bit c    | counter 2 to   | I <sup>2</sup> C Bus                                | Format C   | lock Synch   | ironous Se  | erial Format | R/W |  |  |
|          |            | 0        |  | 000: 9 b  | its  | C            | 000: 8 bits |              |     |  |  |
|          |            |          |  | 001: 2 b  | its  | C            | 01: 1 bits  |              |     |  |  |
|          |            |          |  | 010: 3 b  | its  | C            | 010: 2 bits |              |     |  |  |
|          |            |          |  | 011: 4 b  | its  | C            | 011: 3 bits |              |     |  |  |
|          |            |          |  | 100: 5 b  | its  | 1            | 00: 4 bits  |              |     |  |  |
|          |            |          |  | 101: 6 b  | its  | 1            | 01: 5 bits  |              |     |  |  |
|          |            |          |  | 110: 7 b  | its  | 1            | 10: 6 bits  |              |     |  |  |
|          |            |          |  | 111: 8 b  | its  | 1            | 11: 7 bits  |              |     |  |  |

Note: \* Set this bit to 0 when the I<sup>2</sup>C bus format is used.

• WAIT bit (wait insertion)

In master mode with the  $I^2C$  bus format, this bit selects whether to insert a wait after data transfer except the acknowledge bit. When WAIT is set to 1, after the fall of the clock for the final data bit, low period is extended for two transfer clocks. If WAIT is cleared to 0, data and acknowledge bits are transferred consecutively with no wait inserted.

The setting of this bit is invalid in slave mode with the  $I^2C$  bus format or with the clock synchronous serial format.

• BCWP bit (BC write protect)

Controls the BC2 to BC0 modifications. When modifying BC2 to BC0, this bit should be cleared to 0 and use the MOV instruction. In clock synchronous serial mode, BC should not be modified.

• BC[2:0] bits (bit counter 2 to 0)

Specifies the number of bits to be transferred next. When read, the remaining number of transfer bits is indicated. With the I<sup>2</sup>C bus format, the data is transferred with one additional acknowledge bit. Bit BC2 to BC0 should be set during an interval between transfer frames. If bits BC2 to BC0 are set to a value other than 000, the setting should be made while the SCL pin is low. The value automatically returns to 000 at the end of a data transfer, including the acknowledge bit. With the clock synchronous serial format, these bits should not be modified.

## 21.2.5 I<sup>2</sup>C Bus Interrupt Enable Register (ICIER)

| Address: H'FF05CB |                    |                  |   |   |   |      |      |       |       |
|-------------------|--------------------|------------------|---|---|---|------|------|-------|-------|
|                   | Bit:               | b7               | b6  | b5  | b4  | b3   | b2   | b1    | b0    |
|                   | [                  | TIE              | TEIE  | RIE   | NAKIE   | STIE | ACKE | ACKBR | ACKBT |
| Value a           | Value after reset: |                  | 0   | 0   | 0   | 0    | 0    | 0     | 0     |
| Bit               | Symbo              | I Bit            | Name  | Descrip   | tion  |      |      |       | R/W   |
| 7                 | TIE                |                  | Transmit 0: Transmit data empty interrupt request (TXI) is interrupt enable disabled. |   |   |      |      | R/W   |       |
|                   |                    |                  |   | 1: Transmit data empty interrupt request (TXI) is<br>enabled.   |   |      |      |       |       |
| 6                 | TEIE               | Trar             | nsmit end   | mit end 0: Transmit end interrupt request (TEI) is disabled. R/ |   |      |      |       | R/W   |
|                   |                    | interrupt enable |   | 1: Trans  | 1: Transmit end interrupt request (TEI) is enabled. |      |      |       |       |
|                   |                    |                  |   |   |   |      |      |       |       |



| Bit | Symbol | Bit Name                         | Description  | R/W |  |
|-----|--------|----------------------------------|--|-----|--|
| 5   | RIE    | Receive<br>interrupt enable      | 0: Receive data full interrupt request (RXI) is disabled.  | R/W |  |
|     |        |                                  | 1: Receive data full interrupt request (RXI) is enabled.   |     |  |
| 4   | NAKIE  | NACK receive<br>interrupt enable | 0: NACK receive interrupt request (NAKI) and<br>overrun error interrupt request (ERI) with the<br>clock synchronous format are disabled. | R/W |  |
|     |        |                                  | 1: NACK receive interrupt request (NAKI) and<br>overrun error interrupt request (ERI) with the<br>clock synchronous format are enabled.  |     |  |
| 3   | STIE   | Stop condition detection         | 0: Stop condition detection interrupt request (STPI) is disabled.  | R/W |  |
|     |        | interrupt enable                 | 1: Stop condition detection interrupt request (STPI) is enabled.   |     |  |
| 2   | ACKE   | Acknowledge<br>bit judgment      | 0: The value of the receive acknowledge bit is ignored, and continuous transfer is performed.  | R/W |  |
|     |        | select                           | 1: If the receive acknowledge bit is 1, continuous transfer is stopped.  |     |  |
| 1   | ACKBR  | Receive                          | 0: Receive acknowledge = 0   | R   |  |
|     |        | acknowledge                      | 1: Receive acknowledge = 1   |     |  |
| 0   | ACKBT  | Transmit                         | 0: 0 is sent at the acknowledge timing.  |     |  |
|     |        | acknowledge                      | 1: 1 is sent at the acknowledge timing.  |     |  |

• TIE bit (transmit interrupt enable)

When the TDRE bit in ICSR is set to 1, this bit enables or disables the transmit data empty interrupt (TXI).

• TEIE bit (transmit end interrupt enable)

This bit enables or disables the transmit end interrupt (TEI) at the rising of the ninth clock while the TDRE bit in ICSR is 1. TEI can be canceled by clearing the TEND bit or the TEIE bit to 0.

• RIE bit (receive interrupt enable)

This bit enables or disables the receive data full interrupt request (RXI) when a receive data is transferred from ICDRS to ICDRR and the RDRF bit in ICSR is set to 1. RXI can be canceled by clearing the RDRF or RIE bit to 0.

• NAKIE bit (NACK receive interrupt enable)

This bit enables or disables the NACK receive interrupt request (NAKI) and the overrun error (setting of the OVE bit in ICSR) interrupt request (ERI) with the clock synchronous format, when the NACKF and AL bits in ICSR are set to 1. NAKI can be canceled by clearing the NACKF, OVE, or NAKIE bit to 0.

- STIE bit (stop condition detection interrupt enable) This bet should be set to 1 while the STOP bit in ICSR is 0.
- ACKBR bit (receive acknowledge)

In transmit mode, this bit stores the acknowledge data that are returned by the receive device. This bit cannot be modified.

• ACKBT bit (transmit acknowledge) In receive mode, this bit specifies the bit to be sent at the acknowledge timing.

#### 21.2.6 I<sup>2</sup>C Bus Status Register (ICSR)

Address: H'FE05CC

|                        | Address. H          | FF0300 |           |   |                            |              |              |               |     |  |
|------------------------|---------------------|--------|-----------|---|----------------------------|--------------|--------------|---------------|-----|--|
|                        | Bit:                | b7     | b6        | b5  | b4                         | b3           | b2           | b1            | b0  |  |
|                        | Г                   | TDRE   | TEND      | RDRF  | NACKF                      | STOP         | AL_OVE       | AAS           | ADZ |  |
| Value after reset: 0 0 |                     | 0      | 0         | 0   | 0                          | 0            | 0            |               |     |  |
| Bit                    | Bit Symbol Bit Name |        | Descrip   | tion  |                            |              |              | R/W           |     |  |
| 7                      | TDRE                | Trans  | smit data | [Setting  | conditions]                |              |              |               | R/W |  |
|                        | empty flag          |        |           | <ul> <li>When data is transferred from ICDRT to ICDRS<br/>and ICDRT becomes empty</li> <li>When TRS is set</li> <li>When a start condition (including re-transfer) has<br/>been issued</li> </ul> |                            |              |              |               |     |  |
|                        |                     |        |           |   | n transmit<br>e in slave r |              | ntered from  | receive       |     |  |
|                        |                     |        |           | [Clearing   | g condition                | s]           |              |               |     |  |
|                        |                     |        |           |   | n 0 is writte<br>E = 1     | en in TDRE   | E after read | ling          |     |  |
|                        |                     |        |           | <ul> <li>Whe</li> </ul>   | n data is w                | ritten to IC | DRT with a   | an instructio | n   |  |

• When the DTC transfers data to ICDRT by a TXI interrupt request, and the DTC settings satisfy the flag clearing conditions.

| Bit | Symbol | Bit Name                           | Description   | R/W |
|-----|--------|------------------------------------|---|-----|
| 6   | TEND   | Transmit end flag                  | <ul> <li>[Setting conditions]</li> <li>When the ninth clock of SCL rises with the l<sup>2</sup>C bus format while the TDRE flag is 1</li> <li>When the final bit of transmit frame is sent with the clock synchronous serial format</li> <li>[Clearing conditions]</li> <li>When 0 is written in TEND after reading TEND = 1</li> </ul> | R/W |
|     |        |                                    | • When data is written to ICDRT with an instruction   |     |
| 5   | RDRF   | Receive data<br>register full flag | <ul> <li>[Setting condition]</li> <li>When a receive data is transferred from ICDRS to ICDRR</li> <li>[Clearing conditions]</li> <li>When 0 is written in RDRF after reading RDRF = 1</li> <li>When ICDRR is read with an instruction</li> </ul>  | R/W |
|     |        |                                    | • When the DTC transfers data to ICDRR by an RXI interrupt request, and the DTC settings satisfy the flag clearing conditions.  |     |
| 4   | NACKF  | No acknowledge<br>detection flag   | <ul> <li>[Setting condition]</li> <li>When no acknowledge is detected from the receive device in transmission while the ACKE bit in ICIER is 1</li> <li>[Clearing condition]</li> <li>When 0 is written in NACKF after reading NACKF = 1</li> </ul>   | R/W |
| 3   | STOP   | Stop condition<br>detection flag   | <ul> <li>[Setting conditions]</li> <li>When a stop condition is detected after frame transfer end</li> <li>[Clearing condition]</li> <li>When 0 is written in STOP after reading STOP = 1</li> </ul>  | R/W |

| Bit | Symbol | Bit Name                                       | Description  | R/W |
|-----|--------|--|--|-----|
| 2   | AL_OVE | Arbitration lost<br>flag/overrun error<br>flag | <ul> <li>[Setting conditions]</li> <li>If the internal SDA and SDA pin disagree at the rise of SCL in master transmit mode</li> <li>When the SDA pin outputs high in master mode while a start condition is detected</li> <li>When the final bit is received with the clock synchronous format while RDRF = 1</li> <li>[Clearing condition]</li> <li>When 0 is written in AL/OVE after reading AL/OVE = 1</li> </ul> | R/W |
| 1   | AAS    | Slave address<br>recognition flag              | <ul> <li>= 1</li> <li>[Setting conditions]</li> <li>When the slave address is detected in slave receive mode</li> <li>When the general call address is detected in slave receive mode.</li> <li>[Clearing condition]</li> <li>When 0 is written in AAS after reading AAS = 1</li> </ul>  | R/W |
| 0   | ADZ    | General call<br>address<br>recognition flag    | <ul> <li>This bit is enabled in slave receive mode with l<sup>2</sup>C bus format.</li> <li>[Setting condition]</li> <li>When the general call address is detected in slave receive mode</li> <li>[Clearing condition]</li> <li>When 0 is written in ADZ after reading ADZ = 1</li> </ul>  | R/W |

Notes: In standby mode, ICSR is reset.

- \* The DTC clears the peripheral module flags when all of the following three conditions are satisfied.
  - 1. When the DISEL bit is 0.
  - 2. When the transfer counter is not 0. (DTC transfer count register A (CRA) in normal mode and repeat mode, or DTC transfer count register B (CRB) in block mode)
  - 3. When chain transfer is not used.



• AL\_OVE bit (arbitration lost flag/overrun error flag)

This flag indicates that arbitration was lost in master mode with the  $I^2C$  bus format and that the final bit has been received while RDRF = 1 with the clock synchronous format.

When two or more master devices attempt to seize the bus at nearly the same time, if the  $I^2C$  bus interface detects data differing from the data it sent, it sets AL to 1 to indicate that the bus has been taken by another master.

AAS bit (slave address recognition flag)
 In slave receive mode, this flag is set to 1 if the first frame following a start condition matches bits SVA6 to SVA0 in SAR.




| Address: H'FF05CD                           |             |  |   |   |      |      |      |      |     |
|---|-------------|--|---|---|------|------|------|------|-----|
|   | Bit:        | b7   | b6  | b5  | b4   | b3   | b2   | b1   | b0  |
|   |             | SVA6   | SVA5  | SVA4  | SVA3 | SVA2 | SVA1 | SVA0 | FS  |
| Value at                                    | fter reset: | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0   |
| Bit   | Symbol      | Bit  | Name  | Descrip                                     | tion |      |      |      | R/W |
| 7 to 1 SVA6 to Slave address<br>SVA0 6 to 0 |             | These bits set a unique address in bits SVA6 to SVA0, differing form the addresses of other slave devices connected to the $l^2C$ bus. |   |   |      |      | R/W  |      |     |
| 0   | FS          | Forr   | nat select                                      | 0: I <sup>2</sup> C bus format is selected. |      |      | R/W  |      |     |
|   |             |  | 1: Clock synchronous serial format is selected. |   |      |      |      |      |     |

## 21.2.7 Slave Address Register (SAR)

SAR selects the format and sets the slave address. When SAR is in slave mode with the  $I^2C$  bus format, if the upper 7 bits of SAR match the upper 7 bits of the first frame received after a start condition, SAR operates as the slave device.


#### 21.2.8 I<sup>2</sup>C Bus Transmit Data Register (ICDRT)



ICDRT is an 8-bit readable/writable register that stores the transmit data. When ICDRT detects the space in the shift register (ICDRS), it transfers the transmit data which is written in ICDRT to ICDRS and starts transferring data. If the next transfer data is written to ICDRT during transferring data of ICDRS, continuous transfer is possible. If the MLS bit of ICMR is set to 1 and when the data is written to ICDRT, the MSB/LSB inverted data is read. The initial value of ICDRT is HFF. ICDRT is reset in standby mode.




## 21.2.9 I<sup>2</sup>C Bus Receive Data Register (ICDRR)



ICDRR is an 8-bit register that stores the receive data. When data of one byte is received, ICDRR transfers the receive data from ICDRS to ICDRR and the next data can be received. ICDRR is a receive-only register, therefore the CPU cannot write to this register. The initial value of ICDRR is H'FF. ICDRR is reset in standby mode.

#### 21.2.10 I<sup>2</sup>C Bus Shift Register (ICDRS)



ICDRS is a register that is used to transfer/receive data. In transmission, data is transferred from ICDRT to ICDRS and the data is sent from the SDA pin. In reception, data is transferred from ICDRS to ICDRR after data of one byte is received. This register cannot be read directly from the CPU. ICDRS is reset in standby mode.



# 21.3 Operation

The  $I^2C$  bus interface 2 can communicate either in  $I^2C$  bus mode or clock synchronous serial mode by setting FS in SAR.

#### 21.3.1 I<sup>2</sup>C Bus Format

Figure 21.3 shows the  $I^2C$  bus formats. Figure 21.4 shows the  $I^2C$  bus timing. The first frame following a start condition always consists of 8 bits.




Figure 21.3 I<sup>2</sup>C Bus Formats




Figure 21.4 I<sup>2</sup>C Bus Timing

RENESAS

[Legend]

- S: Start condition. The master device drives SDA from high to low while SCL is high.
- SLA: Slave address

- $R/\overline{W}$ : Indicates the direction of data transfer: from the slave device to the master device when  $R/\overline{W}$  is 1, or from the master device to the slave device when  $R/\overline{W}$  is 0.
- A: Acknowledge. The receive device drives SDA to low.
- DATA: Transfer data
- P: Stop condition. The master device drives SDA from low to high while SCL is high.

#### 21.3.2 Master Transmit Operation

In master transmit mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal. For master transmit mode operation timing, see figures 21.5 and 21.6. The transmission procedure and operations in master transmit mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set the MLS and WAIT bits in ICMR and the CKS3 to CKS0 bits in ICCR1 to 1. (Initial setting)
- 2. Read the BBSY flag in ICCR2 to confirm that the bus is released. Set the MST and TRS bits in ICCR1 to select master transmit mode. Then, write 1 to BBSY and 0 to SCP using MOV instruction. (Start condition issued) This generates the start condition.
- 3. After confirming that TDRE in ICSR has been set, write the transmit data (the first byte data show the slave address and  $R/\overline{W}$ ) to ICDRT. At this time, TDRE is automatically cleared to 0, and data is transferred from ICDRT to ICDRS. TDRE is set again.
- 4. When transmission of one byte data is completed while TDRE is 1, TEND in ICSR is set to 1 at the rise of the 9th transmit clock pulse. Read the ACKBR bit in ICIER, and confirm that the slave device has been selected. Then, write second byte data to ICDRT. When ACKBR is 1, the slave device has not been acknowledged, so issue the stop condition. To issue the stop condition, write 0 to BBSY and SCP using MOV instruction. SCL is fixed low until the transmit data is prepared or the stop condition is issued.
- 5. The transmit data after the second byte is written to ICDRT every time TDRE is set.
- 6. Write the number of bytes to be transmitted to ICDRT. Wait until TEND is set (the end of last byte data transmission) while TDRE is 1, or wait for NACK (NACKF in ICSR = 1) from the receive device while ACKE in ICIER is 1. Then, issue the stop condition to clear TEND or NACKF.
- 7. When the STOP bit in ICSR is set to 1, the operation returns to the slave receive mode.






Figure 21.5 Master Transmit Mode Operation Timing (1)





Figure 21.6 Master Transmit Mode Operation Timing (2)

RENESAS



## 21.3.3 Master Receive Operation

In master receive mode, the master device outputs the receive clock, receives data from the slave device, and returns an acknowledge signal. For master receive mode operation timing, see figures 21.7 and 21.8. The reception procedure and operations in master receive mode are shown below.

- 1. Clear the TEND bit in ICSR to 0, then clear the TRS bit in ICCR1 to 0 to switch from master transmit mode to master receive mode. Then, clear the TDRE bit to 0.
- 2. When ICDRR is read (dummy read), reception is started. And the receive clock is output to receive data in synchronization with the internal clock. The master device outputs the level specified by ACKBT in ICIER to SDA at the 9th receive clock pulse.
- 3. After the reception of first frame data is completed, the RDRF bit in ICSR is set to 1 at the rise of 9th receive clock pulse. At this time, the receive data is read by reading ICDRR, and RDRF is cleared to 0.
- 4. The continuous reception is performed by reading ICDRR every time RDRF is set. If 8th receive clock pulse falls after reading ICDRR by the other processing while RDRF is 1, SCL is fixed low until ICDRR is read.
- 5. If next frame is the last receive data, set the RCVD bit in ICCR1 to 1 before reading ICDRR. This enables the issuance of the stop condition after the next reception.
- 6. When the RDRF bit is set to 1 at rise of the 9th receive clock pulse, issue the stop condition.
- 7. When the STOP bit in ICSR is set to 1, read ICDRR. Then clear the RCVD bit to 0.
- 8. The operation returns to the slave receive mode.





Figure 21.7 Master Receive Mode Operation Timing (1)








Figure 21.8 Master Receive Mode Operation Timing (2)

#### 21.3.4 Slave Transmit Operation

In slave transmit mode, the slave device outputs the transmit data while the master device outputs the receive clock and returns an acknowledge signal. For slave transmit mode operation timing, see figures 21.9 and 21.10.

The transmission procedure and operations in slave transmit mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set the MLS and WAIT bits in ICMR and the CKS3 to CKS0 bits in ICCR1 to 1 (Initial setting). Set the MST and TRS bits in ICCR1 to select slave receive mode, and wait until the slave address matches.
- 2. When the slave address matches in the first frame following detection of the start condition, the slave device outputs the level specified by ACKBT in ICIER to SDA at the rise of the 9th clock pulse. At this time, if the 8th bit data  $(R/\overline{W})$  is 1, the TRS and ICSR bits in ICCR1 are set to 1, and the mode changes to slave transmit mode automatically. The continuous transmission is performed by writing transmit data to ICDRT every time TDRE is set.
- 3. If TDRE is set after writing last transmit data to ICDRT, wait until TEND in ICSR is set to 1, with TDRE = 1. When TEND is set, clear TEND.
- 4. Clear TRS for the end processing, and read ICDRR (dummy read). SCL is released.
- 5. Clear TDRE.





Figure 21.9 Slave Transmit Mode Operation Timing (1)









Figure 21.10 Slave Transmit Mode Operation Timing (2)



#### 21.3.5 **Slave Receive Operation**


In slave receive mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal. For slave receive mode operation timing, see figures 21.11 and 21.12. The reception procedure and operations in slave receive mode are described below

- 1. Set the ICE bit in ICCR1 to 1. Set the MLS and WAIT bits in ICMR and the CKS3 to CKS0 bits in ICCR1 to 1. (Initial setting) Set the MST and TRS bits in ICCR1 to select slave receive mode, and wait until the slave address matches.
- 2. When the slave address matches in the first frame following detection of the start condition, the slave device outputs the level specified by ACKBT in ICIER to SDA at the rise of the 9th clock pulse. At the same time, RDRF in ICSR is set to read ICDRR (dummy read). (Since the read data show the slave address +  $R/\overline{W}$ , it is not used.)
- 3. Read ICDRR every time RDRF is set. If 8th receive clock pulse falls while RDRF is set to 1, SCL is fixed low until ICDRR is read. The change of the acknowledge before reading ICDRR, which is returned to the master device, is reflected to the next transmit frame.



4. The last byte data is read by reading ICDRR.

Figure 21.11 Slave Receive Mode Operation Timing (1)



REJ09B0465-0100




Figure 21.12 Slave Receive Mode Operation Timing (2)

#### 21.3.6 Clock Synchronous Serial Format

This module can be operated with the clock synchronous serial format by setting the FS bit in SAR to 1. When the MST bit in ICCR1 is 1, the transfer clock output from SCL is selected. When MST is 0, the external clock input is selected.

#### (1) Data Transfer Format

Figure 21.13 shows the clock synchronous serial transfer format.

The transfer data is output from the rise to the fall of the SCL clock, and the data at the rising edge of the SCL clock is guaranteed. The MLS bit in ICMR sets the order of data transfer: in either the MSB first or LSB first. The output level of SDA can be changed during the transfer wait by the SDAO bit in ICCR2.




Figure 21.13 Clock Synchronous Serial Transfer Format

RENESAS

#### (2) Transmit Operation

In transmit mode, transmit data is output from SDA in synchronization with the fall of the transfer clock. The transfer clock is output when MST in ICCR1 is 1 and is input when MST is 0. For transmit mode operation timing, see figure 21.14. The transmission procedure and operations in transmit mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set the MST and CKS3 to CKS0 bits in ICCR1 to 1 (Initial setting).
- 2. Set the TRS bit in ICCR1 to select the transmit mode. Then, TDRE in ICSR is set.
- 3. Confirm that TDRE has been set. Then, write the transmit data to ICDRT. The data is transferred from ICDRT to ICDRS, and TDRE is set automatically. The continuous transmission is performed by writing data to ICDRT every time TDRE is set. When changing from transmit mode to receive mode, clear TRS while TDRE is set to 1.




Figure 21.14 Transmit Mode Operation Timing

#### (3) Receive Operation

In receive mode, data is latched at the rise of the transfer clock. The transfer clock is output when MST in ICCR1 is 1 and is input when MST is 0. For receive mode operation timing, see figure 21.15. The reception procedure and operations in receive mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set the MST and CKS3 to CKS0 bits in ICCR1 to 1 (Initial setting).
- 2. When the transfer clock is output, set MST to 1 to start outputting the receive clock.
- 3. When the receive operation is completed, data is transferred from ICDRS to ICDRR and RDRF in ICSR is set. When MST = 1, the next byte can be received, so the clock is continually output. The continuous reception is performed by reading ICDRR every time RDRF is set. When the 8th clock is risen while RDRF is set to 1, the overrun is detected and AL/OVE in ICSR is set. At this time, the previous reception data is retained in ICDRR.
- 4. To stop receiving when MST = 1, read ICDRR after setting RCVD in ICCR1 to 1. Then, SCL is fixed high after receiving the next byte data.




Figure 21.15 Receive Mode Operation Timing

#### 21.3.7 Noise Filter Circuit

The signal state on the SCL and SDA pins are internally latched via the noise filter circuit. Figure 21.16 shows a block diagram of the noise filter circuit.

The noise filter consists of two cascaded latches and a match detector. The SCL (or SDA) input signal is sampled on the system clock. When both outputs of the latches match, its level is output to other blocks by the match detector circuit. If they do not match, the previous value is held.





Figure 21.16 Block Diagram of Noise Filter Circuit



### 21.3.8 Example of Use

Flowcharts in respective modes that use the  $I^2C$  bus interface 2 are shown in figures 21.17 to 21.20.











Figure 21.18 Sample Flowchart for Master Receive Mode

RENESAS






Figure 21.19 Sample Flowchart for Slave Transmit Mode






Figure 21.20 Sample Flowchart for Slave Receive Mode



# 21.4 Interrupt Request

There are six interrupt requests in this module; transmit data empty, transmit end, receive data full, NACK detection, STOP condition detection, and arbitration lost/overrun error. Table 21.3 shows the contents of each interrupt request.

#### Table 21.3 Interrupt Requests

| Interrupt Request                  | Abbreviation | Interrupt Condition  | I <sup>2</sup> C Mode | Clock<br>Synchronous<br>Mode |
|------------------------------------|--------------|----------------------|-----------------------|------------------------------|
| Transmit Data Empty                | ТХІ          | (TDRE=1) • (TIE=1)   | 0                     | 0                            |
| Transmit End                       | TEI          | (TEND=1) • (TEIE=1)  | 0                     | 0                            |
| Receive Data Full                  | RXI          | (RDRF=1) • (RIE=1)   | 0                     | 0                            |
| STOP Condition Detection           | STPI         | (STOP=1) • (STIE=1)  | 0                     | ×                            |
| NACK Detection                     | NAKI         | {(NACKF=1)+(AL=1)} • | 0                     | ×                            |
| Arbitration Lost/<br>Overrun Error | -            | (NAKIE=1)            | 0                     | 0                            |

When an exception processing is executed under interrupt conditions described in table 21.3, interrupt sources should be cleared in the exception processing. TDRE and TEND are automatically cleared to 0 by writing the transmit data to ICDRT. RDRF are automatically cleared to 0 by reading ICDRR. TDRE is set to 1 again at the same time when transmit data is written to ICDRT. When TDRE is cleared to 0, then an excessive data of one byte may be transmitted.

The DTC can be activated by a TXI interrupt request to transfer data. The TDRE flag is automatically cleared upon data transfer by the DTC. The DTC can also be activated by an RXI interrupt request to transfer data. The RDRF flag is automatically cleared to 0 upon data transfer by the DTC.

# 21.5 Bit Synchronous Circuit

In master mode, this module has a possibility that high level period may be shortened in the two states described below.

- When SCL is driven to low by the slave device
- When the rising speed of SCL is lowered by the load of the SCL line (load capacitance or pullup resistance)

Therefore, it monitors SCL and communicates by bit with synchronization.

Figure 21.21 shows the timing of the bit synchronous circuit and table 21.4 shows the time when SCL output changes from low to Hi-Z and then SCL is monitored.




Figure 21.21 The Timing of the Bit Synchronous Circuit

| <b>Table 21.4</b> | Time | for | Monitoring | SCL |
|-------------------|------|-----|------------|-----|
|-------------------|------|-----|------------|-----|

| CKS3 | CKS2 | Time for Monitoring SCL |
|------|------|-------------------------|
| 0    | 0    | 7.5 tcyc                |
|      | 1    | 19.5 tcyc               |
| 1    | 0    | 17.5 tcyc               |
|      | 1    | 41.5 tcyc               |



# 21.6 Usage Notes

## 21.6.1 SCL and SDA pins selected by PMC

This LSI incorporates the IIC2 and SSU modules, one of which module functions should be selected by the SELICSU bit in ICSUSR. Therefore, when assigning the pin functions using the peripheral function mapping controller (PMC), the SCL and SDA pin functions should be assigned to the P56 and P57 pins when the IIC2 function is selected. If these pin functions are assigned to other pins, correct operation cannot be guaranteed.

## 21.6.2 Restriction on Use of Bit Manipulation Instructions to Set MST and TRS in Multi-Master Usage

When master transmission is selected by consecutively manipulating the MST and TRS bits in multi-master usage, an arbitration loss during execution of the bit-manipulation instruction for TRS leads to the contradictory situation where AL in ICSR is 1 in master transmit mode (MST = 1, TRS = 1).

Ways to avoid this effect are listed below.

- Use the MOV instruction to set MST and TRS when used in multi-master mode.
- When arbitration is lost, confirm that MST = 0 and TRS = 0. If the setting of MST = 0 and TRS = 0 is not confirmed, then set MST = 0 and TRS = 0 again.

# Section 22 Synchronous Serial Communication Unit (SSU)

Note: In this section, the synchronous serial communication unit is abbreviated as SSU for convenience.

The synchronous serial communication unit (SSU) can handle clocked synchronous serial data communication.

Figure 22.1 shows a block diagram of the SSU.

Either the SSU or IIC2 incorporated in this LSI can be used at a time. Accordingly, when the SSU function is used, the IIC2 function is not available.

### 22.1 Features

- Can be operated in clocked synchronous communication mode or four-line bus communication mode (including bidirectional communication mode)
- Can be operated as a master or a slave device
- Choice of seven internal clocks (φ/256, φ/128, φ/64, φ/32, φ/16, φ/8, φ/4) and an external clock as a clock source
- Clock polarity and phase of SSCK can be selected
- Choice of data transfer direction (MSB-first or LSB-first)
- Receive error detection: overrun error
- Multimaster error detection: conflict error
- Five interrupt sources: transmit-end, transmit-data-empty, receive-data-full, overrun error, and conflict error. The DTC can be activated by the transmit-data-empty and receive-data-full interrupts.
- The transmitter and receiver with buffer structure allow continuous transmission and reception of serial data.






Figure 22.1 Block Diagram of SSU

Table 22.1 shows the pin configuration of the SSU.

#### Table 22.1 Pin Configuration

| Pin Name | I/O | Function                     |
|----------|-----|------------------------------|
| SSCK     | I/O | SSU clock input/output       |
| SSI      | I/O | SSU data input/output        |
| SSO      | I/O | SSU data input/output        |
| SCS      | I/O | SSU chip select input/output |

### 22.2 Register Descriptions

The SSU has the following registers.

- IIC2/SSU select register (ICSUSR)
- SS control register H (SSCRH)
- SS control register L (SSCRL)
- SS mode register (SSMR)
- SS mode register 2 (SSMR2)
- SS enable register (SSER)
- SS status register (SSSR)
- SS receive data register (SSRDR)
- SS transmit data register (SSTDR)
- SS shift register (SSTRSR)


#### 22.2.1 IIC2/SSU Select Register (ICSUSR)

Address: H'FF000B Bit: b7 b6 b5 b4 b3 b2 b1 b0 SELICSU Value after reset: 0 0 0 0 0 0 0 0 Bit Symbol **Bit Name** Description R/W These bits are read as 0. The write value should 7 to 1 -Reserved be 0. 0 SELICSU IIC2/SSU module 0: IIC2 function is selected. R/W function select 1: SSU function is selected.\*

Note: \* To select the SSU function, this bit should be set to 1 without fail.



#### 22.2.2 SS Control Register H (SSCRH)



Note: \* The setting of the RSSTP bit is invalid when the MSS bit is cleared to 0.

• MSS bit (master/slave device select)

Selects whether this module is used as a master device or a slave device. When this module is used as a master device, transfer clock is output from the SSCK pin. When the CE bit in SSSR is set, this bit is automatically cleared.

• CKS[2:0] bits (transfer clock rate select) Sets transfer clock rate (prescaler division ratio) when the internal clock is selected.

#### 22.2.3 SS Control Register L (SSCRL)

|         | Address: H  | HFF05C9     |                              |   |   |             |               |                           |     |  |
|---------|-------------|-------------|------------------------------|---|---|-------------|---------------|---------------------------|-----|--|
|         | Bit:        | b7          | b6                           | b5  | b4  | b3          | b2            | b1                        | b0  |  |
|         | L           |             | —                            | SOL   | SOLP  | —           | -             | SRES                      |     |  |
| Value a | fter reset: | 0           | 1                            | 1   | 1   | 1           | 1             | 0                         | 1   |  |
| Bit     | Symbo       | l Bit       | Name                         | Descri  | ption   |             |               |                           | R/W |  |
| 7       | _           | Res         | erved                        | This bi   | t is read as  | 0. The wr   | ite value sł  | nould be 0.               |     |  |
| 6       | —           | Res         | erved                        | This bi   | This bit is read as 1. The write value should be 1. — |             |               |                           |     |  |
| 5       | SOL*1       |             | ial data<br>out level<br>ing | 0: When reading, serial data output level is low. R/W<br>When writing, serial data output level is<br>changed to low. |   |             |               |                           |     |  |
|         |             |             |                              | Whe   | en reading,<br>en writing, s<br>nged to higl          | erial data  |               |                           |     |  |
| 4       | SOLP        | SOI<br>prot | _ write<br>ect               |   | en writing, cording to the                            | •           |               | •                         | _   |  |
|         |             |             |                              |   | en reading,<br>en writing, r                          |             |               | d as 1.<br>bit is invalio | d.  |  |
| 3, 2    | —           | Res         | erved                        | These<br>be 1.  | bits are rea  | ad as 1. Th | ne write val  | ue should                 | —   |  |
| 1       | SRES        | Sof         | tware reset                  | 0: Doe  | s not reset.  |             |               |                           |     |  |
|         |             |             |                              | 1: The  | SSU intern  | al sequen   | cer is forcil | oly reset.*2              |     |  |
| 0       |             | Ros         | erved                        | This bi   | t is read as  | 1 The wr    | ite value sł  | ould be 1                 |     |  |

operation may occur. Therefore this bit must not be manipulated during transmission.

2. This bit should always be cleared by software as this bit is not cleared automatically.



• SOL bit (serial data output level setting)

Although the value in the last bit of transmit data is retained in the serial data output after the end of transmission, the output level of serial data can be changed by manipulating this bit before or after transmission.

• SOLP bit (SOL write protect)

When output level of serial data is changed, the MOV instruction is used to set the SOL bit to 1 and clear this bit to 0 or to clear the SOL bit and this bit to 0.

• SRES bit (software reset)

When this bit is set to 1, the SSU internal sequencer is forcibly reset. The register value in the SSU is retained.



#### 22.2.4 SS Mode Register (SSMR)

|         | Address: H'            | FF05CA       |              |          |                                  |              |            |            |     |  |
|---------|------------------------|--------------|--------------|----------|----------------------------------|--------------|------------|------------|-----|--|
|         | Bit:                   | b7           | b6           | b5       | b4                               | b3           | b2         | b1         | b0  |  |
|         |                        | MLS          | CPOS         | CPHS     | —                                | —            |            | BC[2:0]    |     |  |
| Value a | Value after reset: 0 0 |              | 0            | 1        | 1                                | 0            | 0          | 0          |     |  |
| Bit     | Symbol                 | Bit          | Name         | Descrip  | tion                             |              |            |            | R/W |  |
| 7       | MLS                    | -            | 3-first/LSB- | 0: Trans | fer by MSE                       | 3-first      |            |            | R/W |  |
|         |                        | first select |              | 1: Trans | fer by LSB                       | -first       |            |            |     |  |
| 6       | CPOS                   | Cloc         | ck polarity  | 0: SSCk  | Colock idlir                     | ng state = h | nigh       |            | R/W |  |
|         | select                 |              |              | 1: SSCk  | 1: SSCK clock idling state = low |              |            |            |     |  |
| 5       | CPHS                   | Cloc         | ck phase     | 0: Data  | 0: Data change at first edge     |              |            |            |     |  |
|         |                        | sele         | ct           | 1: Data  | 1: Data latch at first edge      |              |            |            |     |  |
| 4, 3    | _                      | Res          | erved        | This bit | is read as                       | 1. The write | e value sh | ould be 1. | _   |  |
| 2 to 0  | BC[2:0]                |              | counter 2 to | 000: 8 b | 000: 8 bits                      |              |            |            |     |  |
|         |                        | 0            |              | 001: 1 b | 001: 1 bit                       |              |            |            |     |  |
|         |                        |              |              | 010: 2 b | its                              |              |            |            |     |  |
|         |                        |              |              | 011: 3 b | its                              |              |            |            |     |  |
|         |                        |              |              | 100: 4 b | its                              |              |            |            |     |  |
|         |                        |              |              | 101: 5 b | its                              |              |            |            |     |  |
|         |                        |              |              | 110: 6 b | its                              |              |            |            |     |  |
|         |                        |              |              | 111: 7 b | its                              |              |            |            |     |  |

• BC[2:0] bits (bit counter 2 to 0) When read, the remaining number of transfer bits is indicated.



#### 22.2.5 SS Mode Register 2 (SSMR2)

|         | Address: H'FF05CD           |              |                        |                            |  |                          |             |             |       |  |
|---------|-----------------------------|--------------|------------------------|----------------------------|--|--------------------------|-------------|-------------|-------|--|
|         | Bit:                        | b7           | b6                     | b5                         | b4   | b3                       | b2          | b1          | b0    |  |
|         |                             | BIDE         | SCKS                   | CSS                        | [1:0]  | SCKOS                    | SOOS        | CSOS        | SSUMS |  |
| Value a | after reset:                | 0            | 0                      | 0                          | 0  | 0                        | 0           | 0           | 0     |  |
| Bit     | Symbo                       | ol Bit       | Name                   | Descrip                    | otion  |                          |             |             | R/W   |  |
| 7       | BIDE                        |              | rectional<br>de enable |                            | al mode.<br>nunication   | is perform               | ed by using | g two pins. | R/W   |  |
|         |                             |              |                        |                            | 1: Bidirectional mode.<br>Communication is performed by using only one<br>pin.                     |                          |             |             |       |  |
| 6       | SCKS                        |              | CK pin                 | 0: Funct                   | 0: Functions as a port*1   |                          |             |             | R/W   |  |
|         | select                      |              |                        | 1: Funct                   | 1: Functions as a serial clock pin   |                          |             |             |       |  |
| 5, 4    | CSS[1:                      | :0] SC:      | S pin select           | 00: Fun                    | 00: Functions as a port*1  |                          |             |             | R/W   |  |
|         |                             |              |                        | 01: Fun                    | 01: Functions as an $\overline{SCS}$ input   |                          |             |             |       |  |
|         |                             |              |                        | fune                       | 1X: Functions as an SCS output (however,<br>functions as an SCS input before starting<br>transfer) |                          |             |             |       |  |
| 3       | SCKO                        |              | CK pin                 | 0: CMO                     | S output   |                          |             |             | R/W   |  |
|         | open-drain<br>output select |              |                        |                            | 1: NMOS open-drain output* <sup>2</sup>  |                          |             |             |       |  |
| 2       | SOOS                        |              | O pin open-            | 0: CMO                     | S output   |                          |             |             | R/W   |  |
|         |                             | drai<br>sele | n output<br>ect        | 1: NMOS open-drain output* |  |                          |             |             |       |  |
| 1       | CSOS                        |              | S pin open-            | 0: CMO                     | S output   |                          |             |             | R/W   |  |
|         |                             | drai<br>sele | n output<br>ect        | 1: NMO                     | S open-dra   | ain output* <sup>2</sup> |             |             |       |  |

| Bit | Symbol | Bit Name                                  | Description                                     | R/W |
|-----|--------|---|---|-----|
| 0   | SSUMS  | SSU mode                                  | 0: Clocked synchronous communication mode       | R/W |
|     |        | select                                    | Data input: SSI pin, Data output: SSO pin       |     |
|     |        |   | 1: Four-line bus communication mode             |     |
|     |        |   | When MSS = 1 in SSCRH and BIDE = 0 in<br>SSMR2: |     |
|     |        |   | Data input: SSI pin, Data output: SSO pin       |     |
|     |        |   | When MSS = 0 in SSCRH and BIDE = 0 in<br>SSMR2: |     |
|     |        | Data input: SSO pin, Data output: SSI pin |   |     |
|     |        |   | When BIDE = 1 in SSMR2:                         |     |
|     |        |   | Data input and output: SSO pin                  |     |

[Legend]

X: Don't care.

- Note: 1. To function these pins as ports, clear the PMR bit corresponding to the pin to 0.
  - 2. If the NMOS open-drain output is selected, use the PMC to allocate the pin from port 5. If the pin is allocated from a port other than port 5, only the CMOS output can be selected.
- BIDE bit (bidirectional mode enable)

Selects whether the serial data input pin and the output pin are both used or only one pin is used. For details, see section 22.3.3, Relationship between Data Input/Output Pin and Shift Register. When the SSUMS bit in SSMR2 is 0, this setting is invalid.

• SCKS bit (SSCK pin select)

Selects whether the SSCK pin functions as a port or a serial clock pin.

• CSS[1:0] bits (SCS pin select)

Selects whether the  $\overline{SCS}$  pin functions as a port, an  $\overline{SCS}$  input, or  $\overline{SCS}$  output. When the SSUMS bit in SSMR2 is 0, the  $\overline{SCS}$  pin functions as a port regardless of the setting of this bit.

• SOOS bit (SSO pin open-drain output select)

Selects whether the serial data output pin is CMOS output or NMOS open-drain output. The serial data output pin is changed according to the register setting value. For details, see section 22.3.3, Relationship between Data Input/Output Pin and Shift Register.

• SSUMS bit (SSU mode select)

Selects which combination of the serial data input pin and serial data output pin is used. For details, see section 22.3.3, Relationship between Data Input/Output Pin and Shift Register.

#### 22.2.6 SS Enable Register (SSER)

|         | Address: H'FF05CB |                |              |  |   |              |         |    |      |  |
|---------|-------------------|----------------|--------------|--|---|--------------|---------|----|------|--|
|         | Bit:              | b7             | b6           | b5   | b4  | b3           | b2      | b1 | b0   |  |
|         |                   | TIE            | TEIE         | RIE  | TE  | RE           | —       | —  | CEIE |  |
| Value a | fter reset:       | 0              | 0            | 0  | 0   | 0            | 0       | 0  | 0    |  |
| Bit     | Symbol            | Bit Na         | me           | Descript   | ion   |              |         |    | R/W  |  |
| 7       | TIE               |                | mit interrup | t 0: A TXI   | interrupt re  | equest is di | sabled. |    | R/W  |  |
|         |                   | enable         |              |  | interrupt re  | equest is er | nabled. |    |      |  |
| 6       | TEIE              |                | nit end      | 0: A TEI   | 0: A TEI interrupt request is disabled.               |              |         |    |      |  |
|         |                   | interru        | pt enable    | 1: A TEI interrupt request is enabled.                   |   |              |         |    |      |  |
| 5       | RIE               |                | •            | 0: An RX   | 0: An RXI and an OEI interrupt requests are disabled. |              |         |    |      |  |
|         |                   | enable         | 9            | 1: An RXI and an OEI interrupt requests are enabled.     |   |              |         |    |      |  |
| 4       | TE*               | Transr         | mit enable   | 0: Transr  | nit operatio  | on is disab  | led.    |    | R/W  |  |
|         |                   |                |              | 1: Transr  | mit operatio  | on is enabl  | ed.     |    |      |  |
| 3       | RE*               | Receiv         | /e enable    | 0: Receiv  | ve operatio   | n is disable | ed.     |    | R/W  |  |
|         |                   |                |              | 1: Receive operation is enabled.                         |   |              |         |    |      |  |
| 2, 1    | _                 | Reser          | ved          | These bits are read as 0. The write value should be 0. — |   |              |         |    |      |  |
| 0       | CEIE              | Conflict error |              | 0: A CEI interrupt request is disabled.                  |   |              |         |    | R/W  |  |
|         |                   | interru        | pt enable    | 1: A CEI interrupt request is enabled.                   |   |              |         |    |      |  |

Note: \* The TE and RE bits are reset in standby mode.

### 22.2.7 SS Status Register (SSSR)

|         | Address: H   | FF05CC       |                             |  |   |                    |                                 |           |     |
|---------|--------------|--------------|-----------------------------|--|---|--------------------|---------------------------------|-----------|-----|
|         | Bit:         | b7           | b6                          | b5   | b4  | b3                 | b2                              | b1        | b0  |
|         | L            | TDRE         | TEND                        | RDRF   |   | _                  | ORER                            | _         | CE  |
| Value a | after reset: | 0            | 0                           | 0  | 0   | 0                  | 0                               | 0         | 0   |
| Bit     | Symbol       | Bit          | Name                        | Descrip  | tion                                      |                    |                                 |           | R/W |
| 7       | TDRE         |              | nsmit data<br>oty flag      | <ul> <li>[Setting conditions]</li> <li>When the TE bit in SSER is 0</li> <li>When data transfer is performed from SSTDR to SSTRSR and data can be written in SSTDR</li> <li>[Clearing conditions]</li> <li>When 0 is written to this bit after reading 1</li> <li>When data is written in SSTDR</li> <li>When the DTC transfers data to SSTDR by a TXI interrupt request, and the DTC settings satisfy the flag clearing conditions.*</li> </ul> |   |                    |                                 | R/W<br>to |     |
| 6       | TEND         | Trar<br>flag | nsmit end                   | <ul> <li>Whe TDR</li> <li>[Clearing</li> <li>Whe</li> </ul>  | E bit is 1<br>g condition<br>n 0 is writt | s]<br>en to this l | is transmitte<br>pit after read | ·         | R/W |
| 5       | RDRF         |              | eive data<br>ster full flag | []   |   |                    |                                 |           |     |



| Section 22 | Synchronous Serial Communication Unit (SSU) |
|------------|---|
|------------|---|

| Bit  | Symbol | Bit Name            | Description   | R/W |
|------|--------|---------------------|---|-----|
| 4, 3 | _      | Reserved            | These bits are read as 0. The write value should be 0.  |     |
| 2    | ORER   | Overrun error flag  | <ul> <li>[Setting condition]</li> <li>When the next serial reception is completed while RDRF = 1</li> <li>[Clearing condition]</li> </ul>   | R/W |
| 1    | _      | Reserved            | • When 0 is written to this bit after reading 1<br>These bits are read as 0. The write value should<br>be 0.  | _   |
| 0    | CE     | Conflict error flag | <ul> <li>[Setting conditions]</li> <li>When serial communication is started while SSUMS = 1 in SSMR2 and MSS = 1 in SSCRH, the SCS pin input is low</li> <li>When the SCS pin level changes from low to high during transfer while SSUMS = 1 in SSMR2 and MSS = 0 in SSCRH</li> </ul> |     |
|      |        |                     | <ul><li>[Clearing condition]</li><li>When 0 is written to this bit after reading 1</li></ul>  |     |

Notes: In standby mode, SSSR is reset.

- \* The DTC clears the peripheral module flags when all of the following three conditions are satisfied.
  - 1. When the DISEL bit is 0.
  - 2. When the transfer counter (DTC transfer count register A (CRA) in normal mode and repeat mode, or DTC transfer count register B (CRB) in block mode) is not 0.
  - 3. When chain transfer is not used.
- ORER bit (overrun error flag)

Indicates that the RDRF bit is abnormally terminated in reception because an overrun error has occurred. SSRDR retains received data before the overrun error occurs and the received data after the overrun error occurs is lost. When this bit is set to 1, subsequent serial reception cannot be continued. When the MSS bit in SSCRH is 1, this is also applied to serial transmission.



#### 22.2.8 SS Receive Data Register (SSRDR)



SSRDR is an 8-bit register that stores received serial data. When the SSU has received one byte of serial data, it transfers the received serial data from SSTRSR to SSRDR to end receive operation. After this, SSTRSR is receive-enabled. As SSTRSR and SSRDR function as a double buffer in this way, continuous receive operations are possible. SSRDR is a read-only register and cannot be written to by the CPU. SSRDR is initialized to H'FF. In standby mode, SSRDR is initialized.


#### 22.2.9 SS Transmit Data Register (SSTDR)



SSTDR is an 8-bit register that stores serial data for transmission. SSTDR can be read or written to by the CPU at all times. When the SSU detects that SSTRSR is empty, it transfers the transmit data written in SSTDR to SSTRSR and starts serial transmission. If the next transmit data has already been written to SSTDR during serial transmission, continuous serial transmission is possible. SSTDR is initialized to H'FF. In standby mode, SSTDR is initialized.



### 22.2.10 SS Shift Register (SSTRSR)



SSTRSR is a shift register that transmits and receives serial data. When transmit data is transferred from SSTDR to SSTRSR, bit 0 in SSTDR is transferred to bit 0 in SSTRSR while the MLS bit in SSMR is 0 (LSB-first transfer) and bit 7 in SSTDR is transferred to bit 0 in SSTRSR while the MLS bit in SSMR is 1 (MSB-first transfer). SSTRSR cannot be directly accessed by the CPU. In standby mode, SSTRSR is initialized.

### 22.3 Operation

#### 22.3.1 Transfer Clock

Transfer clock can be selected from seven internal clocks and an external clock. When this module is used, the SSCK pin must be selected as a serial clock by setting the SCKS bit in SSMR2 to 1. When the MSS bit in SSCRH is 1, an internal clock is selected and the SSCK pin is in the output state. If transfer is started, the SSCK pin outputs clocks of the transfer rate set in the CKS2 to CKS0 bits in SSCRH. When the MSS bit is 0, an external clock is selected and the SSCK pin is in the input state.

#### 22.3.2 Relationship between Clock Polarity and Phase, and Data

Relationship between clock polarity and phase, and transfer data changes according to a combination of the SSUMS bit in SSMR2 and the CPOS and CPHS bits in SSMR. Figure 22.2 shows the relationship.

MSB-first transfer or LSB first transfer can be selected by the setting of the MLS bit in SSMR. When the MLS bit is 0, transfer is started from LSB to MSB. When the MLS bit is 1, transfer is started from MSB to LSB.






Figure 22.2 Relationship between Clock Polarity and Phase, and Data



#### 22.3.3 Relationship between Data Input/Output Pin and Shift Register

Relationship of connection between the data input/output pin and SSTRSR changes according to a combination of the MSS bit in SSCRH and the SSUMS bit in SSMR2. It also changes by the BIDE bit in SSMR2. Figure 22.3 shows the relationship.




Figure 22.3 Relationship between Data Input/Output Pin and Shift Register



#### 22.3.4 Communication Modes and Pin Functions


The SSU switches functions of the input/output pin in each communication mode according to the settings of the MSS bit in SSCRH and the RE and TE bits in SSER. Table 22.2 shows the relationship between communication modes and the input/output pins. In bidirectional communication mode, the TE and RE bits should not be set to 1 at the same time.

| Communication                    | Register State |      |     |    |    |     | Pin State |      |  |
|----------------------------------|----------------|------|-----|----|----|-----|-----------|------|--|
| Mode                             | SSUMS          | BIDE | MSS | TE | RE | SSI | SSO       | SSCK |  |
| Clocked                          | 0              | *    | 0   | 0  | 1  | In  | _         | In   |  |
| Synchronous<br>Communication     |                |      |     | 1  | 0  | _   | Out       | In   |  |
| Mode                             |                |      |     |    | 1  | In  | Out       | In   |  |
|                                  |                |      | 1   | 0  | 1  | In  | —         | Out  |  |
|                                  |                |      |     | 1  | 0  | _   | Out       | Out  |  |
|                                  |                |      |     |    | 1  | In  | Out       | Out  |  |
| Four-Line Bus                    | 1              | 0    | 0   | 0  | 1  | _   | In        | In   |  |
| Communication<br>Mode            |                |      | _   | 1  | 0  | Out | —         | In   |  |
| Mode                             |                |      |     |    | 1  | Out | In        | In   |  |
|                                  |                |      | 1   | 0  | 1  | In  | —         | Out  |  |
|                                  |                |      |     | 1  | 0  | _   | Out       | Out  |  |
|                                  |                |      |     |    | 1  | In  | Out       | Out  |  |
| Four-Line Bus                    | 1              | 1    | 0   | 0  | 1  | _   | In        | In   |  |
| (Bidirectional)<br>Communication |                |      |     | 1  | 0  |     | Out       | In   |  |
| Mode                             |                |      | 1   | 0  | 1  | _   | In        | Out  |  |
|                                  |                |      |     | 1  | 0  | _   | Out       | Out  |  |

| <b>Table 22.2</b> | <b>Relationship between</b> | Communication 2 | Modes and | <b>Input/Output Pins</b> |
|-------------------|-----------------------------|-----------------|-----------|--------------------------|
|-------------------|-----------------------------|-----------------|-----------|--------------------------|

[Legend]

--: Can be used as a general I/O port.



#### 22.3.5 Operation in Clocked Synchronous Communication Mode

#### (1) Initialization in Clocked Synchronous Communication Mode

Figure 22.4 shows the initialization in clocked synchronous communication mode. Before transmitting and receiving data, the TE and RE bits in SSER should be cleared to 0, then the SSU should be initialized.

Note: When the operating mode, or transfer format, is changed for example, the TE and RE bits must be cleared to 0 before making the change using the following procedure. When the TE bit is cleared to 0, the TDRE flag is set to 1. Note that clearing the RE bit to 0 does not change the contents of the RDRF and ORER flags, or the contents of SSRDR.




Figure 22.4 Initialization in Clocked Synchronous Communication Mode

#### (2) Serial Data Transmission


Figure 22.5 shows an example of the SSU operation for transmission. In serial transmission, the SSU operates as described below.

When the SSU is set as a master device, it outputs a synchronous clock and data. When the SSU is set as a slave device, it outputs data in synchronized with the input clock.

When the SSU writes transmit data in SSTDR after setting the TE bit to 1, the TDRE flag is automatically cleared to 0 and data is transferred from SSTDR to SSTRSR. Then the SSU sets the TDRE flag to 1 and starts transmission. If the TIE bit in SSER is set to 1 at this time, a TXI is generated.

When the TDRE flag is 0 and one frame of data has transferred, data is transferred from SSTDR to SSTRSR and serial transmission of the next frame is started. If the eighth bit is transmitted while the TDRE flag is 1, the TEND bit in SSSR is set to 1 and the state is retained. If the TEIE bit in SSER is set to 1 at this time, a TEI is generated. After transmission is ended, the SSCK pin is fixed high.

While the ORER bit in SSSR is set to 1, transmission cannot be performed. Therefore confirm that the ORER bit is cleared to 0 before transmission.






Figure 22.5 Example of Operation in Data Transmission




Figure 22.6 Sample Serial Transmission Flowchart

#### (3) Serial Data Reception

Figure 22.7 shows an example of the SSU operation for reception. In serial reception, the SSU operates as described below.

When the SSU is set as a master device, it outputs a synchronous clock and inputs data. When the SSU is set as a slave device, it inputs data in synchronized with the input clock. When the SSU is set as a master device, it outputs a receive clock and starts reception by performing dummy read on SSRDR.

After eight bits of data is received, the RDRF bit in SSSR is set to 1 and received data is stored in SSRDR. If the RIE bit in SSER is set to 1 at this time, a RXI is generated. If SSRDR is read, the RDRF bit is automatically cleared to 0.

When the SSU is set as a master device and reception is ended, received data is read after setting the RSSTP bit in SSCRH to 1. Then the SSU outputs eight bits of clocks and operation is stopped. After that, the RE and RSSTP bits are cleared to 0 and the last received data is read. Note that if SSRDR is read while the RE bit is set to 1, received clock is output again.

When the eighth clock rises while the RDRF bit is 1, the ORER bit in SSSR is set. Then an overrun error (OEI) is generated and operation is stopped. When the ORER bit in SSSR is set to 1, reception cannot be performed. Therefore confirm that the ORER bit is cleared to 0 before reception.





Figure 22.8 shows a sample flowchart for serial data reception.

Figure 22.7 Example of Operation in Data Reception (MSS = 1)





#### (4) Serial Data Transmission and Reception

Data transmission and reception is a combined operation of data transmission and reception which are described before. Transmission and reception is started by writing data in SSTDR. When the eighth clock rises while the TDRE bit is set to 1 or the ORER bit is set to 1, transmission and reception is stopped.

To switch from transmit mode (TE = 1) or receive mode (RE = 1) to transmit and receive mode (TE = RE = 1), the TE and RE bits should be cleared to 0. After confirming that the TEND, RDRF, and ORER bits are cleared to 0, set the TE and RE bits to 1.

When the module is released from transmit and receive mode (TE = 1 and RE = 1), setting TE = 0 (and RE = 1) after the SSRDR has been read can cause output of the clock signal. For this reason, start by setting RE = 0 and only set TE = 0 after that (or set both RE = 0 and TE = 0 at the same time). When TE = 0 and RE = 1 is subsequently set, only set RE = 1 after changing SRES from 1 to 0.

Figure 22.9 shows a sample flowchart for serial transmit and receive operations.






Figure 22.9 Sample Flowchart for Serial Transmit and Receive Operations



#### 22.3.6 Operation in Four-Line Bus Communication Mode

Four-line bus communication mode is a mode which communicates with the four-line bus; a clock line, a data input line, a data output line, and a chip select line. This mode includes bidirectional mode in which the data input line and the data output line function as a single pin. The data input line and the data output line function as a single pin. The data input line and the data output line function as a single pin. The data input line and the data output line function as a single pin. The data input line and the data output line function as a single pin. The data input line and the data output line function as a single pin. The data input line and the data output line are changed according to the settings of the MSS bit in SSCRH and BIDE bit in SSMR2. For details, see section 22.3.3, Relationship between Data Input/Output Pin and Shift Register. In this mode, relationship between clock polarity and phase, and data can be set by the CPOS and CPHS bits in SSMR. For details, see section 22.3.2, Relationship between Clock Polarity and Phase, and Data.

When the SSU is set as a master device, the chip select line controls output. When the SSU is set as a slave device, the chip select line controls input. When the SSU is set as a master device, the chip select line controls output of the  $\overline{SCS}$  pin or controls output of a general port by setting the CSS1 bit in SSMR2 to 1. When the SSU is set as a slave device, the chip select line sets the  $\overline{SCS}$  pin as an input pin by setting the CSS1 bits in SSMR2 to 0.

In four-line bus communication mode, the MLS bit in SSMR is set to 1 and transfer is performed in MSB-first order.

#### (1) Initialization in Four-Line Bus Communication Mode

Figure 22.10 shows the initialization in four-line bus communication mode. Before transmitting and receiving data, the TE and RE bits in SSER should be cleared to 0, then the SSU should be initialized.

Note: When the operating mode, or transfer format, is changed for example, the TE and RE bits must be cleared to 0 before making the change using the following procedure. Note that clearing the RE bit to 0 does not change the contents of the RDRF and ORER flags, or the contents of SSRDR.






Figure 22.10 Initialization in Four-Line Bus Communication Mode



#### (2) Serial Data Transmission

Figure 22.11 shows an example of the SSU operation for transmission. In serial transmission, the SSU operates as described below.

When the SSU is set as a master device, it outputs a synchronous clock and data. When the SSU is set as a slave device, the  $\overline{SCS}$  pin is in the low-input state and the SSU outputs data in synchronized with the input clock.

When the SSU writes transmit data in SSTDR after setting the TE bit to 1, the TDRE flag is automatically cleared to 0 and data is transferred from SSTDR to SSTRSR. Then the SSU sets the TDRE flag to 1 and starts transmission. If the TIE bit in SSER is set to 1 at this time, a TXI is generated.

When the TDRE flag is 0 and one frame of data has transferred, data is transferred from SSTDR to SSTRSR and serial transmission of the next frame is started. If the eighth bit is transmitted while the TDRE flag is 1, the TEND bit in SSSR is set to 1 and the state is retained. If the TEIE bit in SSER is set to 1 at this time, a TEI is generated. After transmission is ended, the SSCK pin is fixed high and the  $\overline{SCS}$  pin goes high. When continuous transmission is performed with the  $\overline{SCS}$  pin low, the next data should be written to SSTDR before transmitting the eighth bit of the frame.

While the ORER bit in SSSR is set to 1, transmission cannot be performed. Therefore confirm that the ORER bit is cleared to 0 before transmission.

The difference between this mode and clocked synchronous communication mode is as follows: when the SSU is set as a master device, the SSO pin is in the high impedance state if the  $\overline{SCS}$  pin is in the high impedance state and when the SSU is set as a slave device, the SSI pin is in the high impedance state if the  $\overline{SCS}$  pin is in the high-input state. The sample flowchart for serial data transmission is the same as that in clocked synchronous communication mode.








Figure 22.11 Example of Operation in Data Transmission (MSS = 1)

#### (3) Serial Data Reception

Figure 22.12 shows an example of the SSU operation for reception. In serial reception, the SSU operates as described below.

When the SSU is set as a master device, it outputs a synchronous clock and inputs data. When the SSU is set as a slave device, the  $\overline{SCS}$  pin is in the low-input state and inputs data in synchronized with the input clock. When the SSU is set as a master device, it outputs a receive clock and starts reception by performing dummy read on SSRDR.

After eight bits of data is received, the RDRF bit in SSSR is set to 1 and received data is stored in SSRDR. If the RIE bit in SSER is set to 1 at this time, an RXI is generated. If SSRDR is read, the RDRF bit is automatically cleared to 0.

When the SSU is set as a master device and reception is ended, received data is read after setting the RSSTP bit in SSER to 1. Then the SSU outputs eight bits of clocks and operation is stopped. After that, the RE and RSSTP bits are cleared to 0 and the last received data is read. Note that if SSRDR is read while the RE bit is set to 1, received clock is output again.

When the eighth clock rises while the RDRF bit is 1, the ORER bit in SSSR is set. Then an overrun error (OEI) is generated and operation is stopped. When the ORER bit in SSSR is set to 1, reception cannot be performed. Therefore confirm that the ORER bit is cleared to 0 before reception.

The set timings of the RDRF and ORER flags differ according to the CPHS setting. These timings are shown in figure 22.2. When the CPHS bit is set to 1, the flag is set during the frame. Therefore care should be taken at the end of reception.

The sample flowchart for serial data reception is the same as that in clocked synchronous communication mode.






Figure 22.12 Example of Operation in Data Reception (MSS = 1)

### 22.3.7 SCS Pin Control and Arbitration

When the SSUMS bit in SSMR2 is set to 1 and the CSS1 bit is set to 1, the MSS bit in SSCRH is set to 1 and then the arbitration of the  $\overline{SCS}$  pin is checked before starting serial transfer. If the SSU detects that the synchronized internal SCS pin goes low in this period, the CE bit in SSSR is set and the MSS bit in SSCRH is cleared.

Note: When a conflict error is set, subsequent transmit operation is not possible. Therefore the CE bit must be cleared to 0 before starting transmission. When the multimaster error is used, the CSOS bit in SSMR2 should be set to 1.




Figure 22.13 Arbitration Check Timing



### 22.4 Interrupt Requests

The SSU has five interrupt requests: transmit data empty, transmit end, receive data full, overrun error, and conflict error. Since these interrupt requests are assigned to the common vector address, interrupt sources must be determined by flags. Table 22.3 lists the interrupt requests.

| Interrupt Request   | Abbreviation | Interrupt Condition    | DTC Activation |
|---------------------|--------------|------------------------|----------------|
| Transmit data empty | ТХІ          | (TIE = 1), (TDRE = 1)  | Possible       |
| Transmit end        | TEI          | (TEIE = 1), (TEND = 1) | Impossible     |
| Receive data full   | RXI          | (RIE = 1), (RDRF = 1)  | Possible       |
| Overrun error       | OEI          | (RIE = 1), (ORER = 1)  | Impossible     |
| Conflict error      | CEI          | (CEIE = 1), (CE = 1)   | Impossible     |

#### Table 22.3 Interrupt Requests

When an interrupt exception handling by an interrupt source shown in table 22.4 is executed, each interrupt source must be cleared during the exception handling. Note that the TDRE and TEND bits are automatically cleared by writing transmit data in SSTDR and the RDRF bit is automatically cleared by reading SSRDR. When transmit data is written in SSTDR, the TDRE bit is set again at the same time. Then if the TDRE bit is cleared, additional one byte of data may be transmitted. The DTC can be activated by a TXI interrupt to transfer data. The TDRE flag is automatically cleared upon data transfer by the DTC. The DTC can also be activated by an RXI interrupt to transfer data. The RDRF flag is automatically cleared upon data transfer by the DTC.



### 22.5 Usage Notes

(1) If the NMOS open-drain output is selected for the SSCK output pin, the SSO output pin, and the  $\overline{SCS}$  output pin, use the PMC to allocate that pin from port 5. If the pins are allocated from a port other than port 5, only the CMOS output is available.





# Section 23 Hardware LIN

The hardware LIN works in cooperation with timer RA and SCI3\_1 to provide LIN communications.

## 23.1 Overview

Master mode Generates Sync Break. Detects bus conflicts.
Slave mode Detects Sync Break. Measures Sync Field. Controls Sync Break and Sync Field signal inputs to SCI3\_1. Detects bus conflicts.

Figure 23.1 shows a block diagram of the hardware LIN interface.




Figure 23.1 Block Diagram of Hardware LIN




Table 23.1 shows the hardware LIN pins.

| Pin Symbol I/O |        | Description                                |  |  |  |
|----------------|--------|--|--|--|--|
| RXD            | Input  | Receive-data input to the hardware LIN     |  |  |  |
| TXD            | Output | Transmit-data output from the hardware LIN |  |  |  |

#### Table 23.1 Pin Configuration

### 23.2 Register Configuration

The hardware LIN interface has the following registers.

- LIN control register (LINCR)
- LIN status register (LINST)

#### 23.2.1 LIN Control Register (LINCR)

| Address: H'FF0518 |              |               |                                       |   |  |       |      |      |      |  |
|-------------------|--------------|---------------|---------------------------------------|---|--|-------|------|------|------|--|
|                   | Bit:         | b7            | b6                                    | b5  | b4   | b3    | b2   | b1   | b0   |  |
|                   | Γ            | LINE          | MST                                   | SBE   | LSTART   | RXDSF | BCIE | SBIE | SFIE |  |
| Value a           | after reset: | 0             | 0                                     | 0   | 0  | 0     | 0    | 0    | 0    |  |
| Bit               | Symbol       | Bit Name      |                                       | Descrip   | Description                                      |       |      |      |      |  |
| 7                 | LINE         | LIN           | start                                 | 0: Enab   | 0: Enables LIN operation.                        |       |      |      |      |  |
|                   |              |               |                                       | 1: Disab  |  |       |      |      |      |  |
| 6                 | MST          | LIN operating |                                       |   | 0: Slave mode (Enables the Sync Break detector.) |       |      |      |      |  |
|                   |              | moo           | te setting*2                          | 1: Maste<br>outpu   |  |       |      |      |      |  |
| 5                 | SBE          | RXI           | D input                               | ut (Valid only in slave mode)                                     |  |       |      |      |      |  |
|                   |              |               | mask<br>cancellation<br>timing select | 0: Cancels the mask upon Sync Break detection.                    |  |       |      |      |      |  |
|                   |              |               |                                       | 1: Cancels the mask upon completion of Sync Field<br>measurement. |  |       |      |      |      |  |

| Bit | Symbol | Bit Name                      | Description  | R/W |
|-----|--------|-------------------------------|--|-----|
| 4   | LSTART | Sync Break                    | 0: Don't care.   | R/W |
|     |        | detection start               | 1: Enables timer RA input and disables RXD input.      |     |
| 3   | RXDSF  | RXD input                     | 0: Indicates that RXD input has been enabled.          | R   |
|     |        | status flag                   | 1: Indicates that RXD input has been disabled.         |     |
| 2   | BCIE   | Bus conflict                  | 0: Disables a bus conflict detection interrupt.        | R/W |
|     |        | detection<br>interrupt enable | 1: Enables a bus conflict detection interrupt.         |     |
| 1   | SBIE   | Sync Break                    | 0: Disables a Sync Break detection interrupt.          | R/W |
|     |        | detection<br>interrupt enable | 1: Enables a Sync Break detection interrupt.           |     |
| 0   | SFIE   | Sync Field<br>measurement     | 0: Disables a Sync Field measurement end<br>interrupt. | R/W |
|     |        | end interrupt<br>enable       | 1: Enables a Sync Field measurement end interrupt.     |     |

Note: 1. Immediately after setting this bit to 1, inputs to timer RA and SCI3\_1 are prohibited.

2. Before switching the LIN operating modes, temporarily disable the LIN (LINE = 0).

3. After setting LSTART and then checking that the RXDSF flag is 1, start inputting Sync Break.



### 23.2.2 LIN Status Register (LINST)

| Bit:         b7         b6         b5         b4         b3         b2         b1   | b0<br>SFDCT<br>0 |
|---|------------------|
|   |                  |
| Value after reset: 0 0 0 0 0 0 0 0  | 0                |
|   |                  |
| Bit Symbol Bit Name Description   | R/W              |
| 7, 6 — Reserved These bits are read as 0. The write value shou be 0.                | ıld —            |
| 5 B2CLR BCDCT flag clear The BCDCT flag is cleared when 1 is written to this bit.   | D R/W            |
| This bit is always read as 0.   |                  |
| 4 B1CLR SBDCT flag clear The SBDCT flag is cleared when 1 is written to this bit.   | R/W              |
| This bit is always read as 0.   |                  |
| 3 BOCLR SFDCT flag clear The SFDCT flag is cleared when 1 is written to this bit.   | R/W              |
| This bit is always read as 0.   |                  |
| 2 BCDCT Bus conflict 0: No bus conflict is detected.                                | R                |
| detection flag 1: Indicates that bus conflict has been detected                     | d.               |
| 1         SBDCT         Sync Break         0: Sync Bread is not detected.           | R                |
| detection flag 1: Indicates that Sync Break has been detected                       | d.               |
| 0 SFDCT Sync Field 0: Sync Field measurement is not ended.                          | R                |
| measurement end<br>flag 1: Indicates that Sync Field measurement has<br>been ended. |                  |

# 23.3 Operation

#### 23.3.1 Master Mode

Figure 23.2 shows the example of hardware LIN interface operation for transmitting the header field in master mode. Figures 23.3 and 23.4 show the flowcharts for header field transmission.

The hardware LIN interface operates as follows for header field transmission.

- 1. When 1 is written to the TSTART bit in TRACR register of timer RA, the hardware LIN keeps outputting a low level from the TXD pin for the period specified by the TRAPRE and TRATR registers of timer RA.
- 2. When timer RA underflows, the hardware LIN inverts the TXD pin output, thus setting the SBDCT flag in the LINST register to 1. In this case, if the SBIE bit in the LINCR register is set to 1, the timer RA/HW-LIN interrupt occurs.
- 3. The hardware LIN interface transmits H'55 using SCI3\_1.
- 4. After completing H'55 transmission, the hardware LIN interface transmits the ID field using SCI3\_1.
- 5. After completing ID field transmission, the hardware LIN interface performs response field communications.





Figure 23.2 Example of LIN Operation for Transmitting Header Field



|   | _   |
|---|---|
| Timer RA<br>Set the TEDGSEL bit in the TRAIOC register to 1 to set the initial timer pulse<br>output level to low.  |   |
|   |   |
| Timer RA<br>Set the TRAIO pin to RXD by setting the TIOSEL bit in the TRAIOC register to 1.   | For the hardware LIN function, set the TIOSEL bit in the TRAIO register to 1. |
| •   |   |
| Timer RA<br>Select the count source by setting the TCK[2:0] bits in the TRAMR register.   | Set the count source,<br>TRAPRE register, and                                 |
| •   | TRATR register appropriately  |
| Timer RA<br>Set the Sync Break width by setting the TRAPRE and TRATR registers.   | for the Sync Break width.   |
| *   | -   |
| Hardware LIN<br>Stop operation by setting the LINE bit in the LINCR register to 0.  |   |
| ▼   | -   |
| Hardware LIN<br>Set to master mode by setting the MST bit in the LINCR register to 1.   |   |
|   | -   |
| Hardware LIN<br>Start operation by setting the LINE bit in the LINCR register to 1.   |   |
|   | -<br>-  |
| Hardware LIN<br>Clear the status flags (bus conflict detection, Sync Break detection, and<br>Sync Field measurement end) by setting the B2CLR, B1CLR, and B0CLR bits<br>in the LINST register to 0. | The Sync Field measurement  |
|   | end interrupt cannot be used<br>in master mode.                               |
| Hardware LIN<br>Enable/disable the interrupts (bus conflict detection and Sync Break detection)<br>by setting the BCIE and SBIE bits in the LINCR register.   |   |

Figures 23.3 Header Field Transmission Flowchart (1)

RENESAS



Figures 23.4 Header Field Transmission Flowchart (2)



#### 23.3.2 Slave Mode

Figure 23.5 shows the example of hardware LIN interface operation for receiving the header field in slave mode. Figures 23.6 to 23.8 show the flowcharts for header field reception.

The hardware LIN interface operates as follows for header field reception.

- 1. When 1 is written to the LSTART bit in LINCR register of the hardware LIN interface, Sync Break detection is enabled.
- 2. When a low level input is longer than the time set in timer RA, it is detected as Sync Break, thus setting the SBDCT flag in the LINST register to 1. In this case, if the SBIE bit in the LINCR register is set to 1, the timer RA/HW-LIN interrupt occurs. The hardware LIN interface then measures the Sync Field.
- 3. The hardware LIN interface receives the Sync Field (H'55). During reception, the hardware LIN interface measures the time from the start bit through bit 6. Here, the Sync Field input to the SCI3 RXD can be either enabled or disabled depending on the SBE bit setting in the LINCR register.
- 4. Completion of Sync Field measurement sets the SFDCT flag in the LINST register to 1. In this case, if the SFIE bit in the LINCR register is 1, the timer RA/HW-LIN interrupt occurs.
- 5. After completing Sync Field measurement, the hardware LIN interface calculates the transfer rate from the timer RA count value and sets the rate in SCI3\_1, and also updates the TRAPRE and TRATR registers in timer RA. Then the hardware LIN interface receives the ID field using SCI3\_1.
- 6. After completing ID field reception, the hardware LIN interface performs response field communications.






Figure 23.5 Example of LIN Operation for Receiving Header Field



| Timer RA<br>Set to pulse width measurement mode by setting the TMOD[2:0] bits in<br>TRAMR register to b'011.  | the  |
|---|--|
| -   |  |
| Timer RA<br>Set the TEDGSEL bit in the TRAIOC register to 0 to measure the low le<br>of pulses.   | evel width   |
| Ļ   |  |
| Timer RA<br>Set the TRAIO pin to RXD by setting the TIOSEL bit in the TRAIOC reg  | ister to 1. For the hardware LIN function,<br>set the TIOSEL bit in the TRAIOC<br>register to 1. |
|   | ``   |
| Timer RA Select the count source by setting the TCK[2:0] bits in the TRAMR regi   | ster. Set the count source, TRAPRE   |
|   | register, and TRATR register   |
| Timer RA<br>Set the Sync Break width by setting the TRAPRE and TRATR registers  | appropriately for the Sync Break width.  |
|   |  |
| Hardware LIN<br>Stop operation by setting the LINE bit in LINCR register to 0.  |  |
|   |  |
| Hardware LIN<br>Set to slave mode by setting the MST bit in LINCR register to 0.  |  |
| •   |  |
| Hardware LIN<br>Start operation by setting the LINE bit in the LINCR register to 1.   |  |
|   |  |
| Hardware LIN<br>Select the RXD input mask cancellation timing (upon Sync Break dete<br>completion of Sync Field measurement) by setting the SBE bit in the L<br>register.             |  |
|   | signal is also input to SCI3_1.  |
| Hardware LIN<br>Clear the status flags (bus conflict detection, Sync Break detection, and<br>Field measurement end) by setting the B2CLR, B1CLR, and B0CLR bi<br>LINST register to 1. |  |
| A   |  |

Figures 23.6 Header Field Reception Flowchart (1)

RENESAS




Figure 23.7 Header Field Reception Flowchart (2)






Figure 23.8 Header Field Reception Flowchart (3)



#### 23.3.3 Bus Conflict Detection Function

The hardware LIN interface can detect bus conflicts if SCI3\_1 is enabled for transmission (TE bit in SCR3\_1 register is 1).

Figure 23.9 shows the example of hardware LIN interface operation for detecting bus conflicts.




Figure 23.9 Example of LIN Operation for Detecting Bus Conflicts



#### 23.3.4 Terminating Hardware LIN

Figure 23.10 shows the flowchart for terminating hardware LIN communications. The hardware LIN interface should be terminated at the following timing.

- Case 1: When the bus conflict detection function is used After checksum field transmission
- Case 2: When the bus conflict detection function is not used After header field transmission/reception




Figure 23.10 Flowchart for Terminating Hardware LIN Communications

# 23.4 Interrupt Requests

The hardware LIN interface can request four types of interrupts: Sync Break detection, Sync Break generation end, Sync Field measurement end, and bus conflict detection. All these interrupts are requested as the timer RA interrupt. Table 23.2 describes these interrupt requests.

| <b>Table 23.2</b> | Interrupt | <b>Requests</b> | by E | Iardware    | LIN |
|-------------------|-----------|-----------------|------|-------------|-----|
| 1 4010 2012       | menupe    | Requests        | ~y 1 | Iui u wui c |     |

| Interrupt Request            | Status Flag | Interrupt Source  |  |  |  |  |
|------------------------------|-------------|---|--|--|--|--|
| Sync Break detection         | SBDCT       | <ul> <li>The low-level period of the RXD input is<br/>measured using timer RA and the counter<br/>underflows</li> </ul>         |  |  |  |  |
|                              |             | <ul> <li>The low-level period of the RXD input is<br/>longer than the Sync Break period during<br/>communications.</li> </ul>   |  |  |  |  |
| Sync Break generation end    |             | The low level has been output via TXD for the period specified by timer RA.   |  |  |  |  |
| Sync Field measurement end   | SFDCT       | Measuring the 8-bit Sync Field period has been completed using timer RA.  |  |  |  |  |
| Bus conflict detection BCDCT |             | The RXD input and TXD output values differ<br>from each other when data is latched while<br>SCI3_1 is enabled for transmission. |  |  |  |  |

# 23.5 Usage Note

For processing the header and response field timeout, measure the time from the Sync Break detection interrupt using another timer.





# Section 24 A/D Converter

This LSI includes a successive approximation type 10-bit A/D converter (one unit or two units) that allows up to sixteen analog input channels to be selected. Figures 24.1 and 24.2 show the block diagrams of A/D converters unit 1 and unit 2, respectively.

The differences between unit 1 and unit 2 are the number of analog input channels and the number of data registers. The other functions of units 1 and 2 are the same.

### 24.1 Features

- 10-bit resolution
- Input channels
  - Unit 1: 12 channels for the H8S/20223 and H8S/20203 groups and 8 channels for the H8S/20103 group
  - Unit 2: 4 channels for the H8S/20223 group
- Conversion time: 2 µs per channel (at 20 MHz operation)
- Operating modes: Two
  - A/D conversion mode: A selected analog input is A/D converted
  - Compare mode: A selected analog input is compared with the voltage specified by the user
- Channel select modes
  - Single mode: Single-channel A/D conversion or comparison
  - Scan mode: Continuous A/D conversion on 1 to 4 channels, or 1 to 8 channels
- Data registers: 8 data registers for unit 1 and 4 data registers for unit 2
  - Conversion results are held in a 16-bit data register for each channel
- Sample and hold function
- Three kinds of conversion start
  - Conversion can be started by software, conversion start trigger by 16-bit timer (timer RC or RD), or external trigger signal.
- Interrupt request
  - A/D conversion end interrupt (ADI) request can be generated
  - Compare result change interrupt (CMPI) request can be generated
- Module standby function can be set






Figure 24.1 Block Diagram of A/D Converter (Unit 1)




Figure 24.2 Block Diagram of A/D Converter (Unit 2)



Table 24.1 shows the pin configuration of the A/D converter.

The AVcc and AVss pins are the power supply pins for the analog block in the A/D converter.

Unit 1 has 12 analog input pins; unit 2 has four analog input pins. Note that the actual number of analog inputs in units 1 and 2 depends on the product group.

| Unit   | Pin Name | I/O   | Function   |  |  |  |
|--------|----------|-------|--|--|--|--|
| Common | AVcc     | Input | Analog block power supply                            |  |  |  |
|        | AVss     | Input | Analog block ground                                  |  |  |  |
| Unit 1 | AN0      | Input | Unit 1 group 0 analog inputs                         |  |  |  |
|        | AN1      | Input | _  |  |  |  |
|        | AN2      | Input |  |  |  |  |
|        | AN3      | Input |  |  |  |  |
|        | AN4      | Input | Unit 1 group 1 analog inputs                         |  |  |  |
|        | AN5      | Input |  |  |  |  |
|        | AN6      | Input |  |  |  |  |
|        | AN7      | Input |  |  |  |  |
|        | AN8      | Input | Unit 1 group 2 analog inputs*1                       |  |  |  |
|        | AN9      | Input |  |  |  |  |
|        | AN10     | Input |  |  |  |  |
|        | AN11     | Input |  |  |  |  |
|        | ADTRG1   | Input | External trigger input 1 for starting A/D conversion |  |  |  |
| Unit 2 | AN0_2    | Input | Unit 2 group 0 analog inputs*2                       |  |  |  |
|        | AN1_2    | Input |  |  |  |  |
|        | AN2_2    | Input |  |  |  |  |
|        | AN3_2    | Input |  |  |  |  |
|        | ADTRG2   | Input | External trigger input 2 for starting A/D conversion |  |  |  |

#### Table 24.1 Pin Configuration

Notes: 1. Not supported in the H8S/20103 and H8S/20203 groups.

2. Supported only in the H8S/20223 group.

# 24.2 Register Description

The A/D converter has the following registers.

#### Unit 1:

- A/D data register 0 (ADDR0)
- A/D data register 1 (ADDR1)
- A/D data register 2 (ADDR2)
- A/D data register 3 (ADDR3)
- A/D data register 4 (ADDR4)
- A/D data register 5 (ADDR5)
- A/D data register 6 (ADDR6)
- A/D data register 7 (ADDR7)
- A/D control/status register (ADCSR)
- A/D control register (ADCR)
- A/D mode register (ADMR)
- Compare data register (CMPR)
- Compare control status register (CMPCSR)
- Compare voltage register H (CMPVALH)
- Compare voltage register L (CMPVALL)

### Unit 2:

- A/D data register 0\_2 (ADDR0\_2)
- A/D data register 1\_2 (ADDR1\_2)
- A/D data register 2\_2 (ADDR2\_2)
- A/D data register 3\_2 (ADDR3\_2)
- A/D control/status register\_2 (ADCSR\_2)
- A/D control register\_2 (ADCR\_2)
- A/D mode register\_2 (ADMR\_2)
- Compare data register\_2 (CMPR\_2)
- Compare control status register\_2 (CMPCSR\_2)
- Compare voltage register H\_2 (CMPVALH\_2)
- Compare voltage register L\_2 (CMPVALL\_2)

RENESAS

#### 24.2.1 A/D Data Registers 0 to 7 (ADDR0 to ADDR7)

Address: H'EE05E0 to H'EE05EE H'EE0600 to H'EE0606

| Bit:               | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|--------------------|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|
|                    |     |     |     |     |     |     |    |    |    |    | -  | -  | -  | -  | -  | -  |
| Value after reset: | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |

ADDR registers are 16-bit read-only registers which are used to store the results of A/D conversion. Unit 1 incorporates eight registers ADDR0 to ADDR7. Unit 2 incorporates four registers ADDR0\_2 to ADDR3\_2. The ADDR registers, which store a conversion result for each channel, are shown in table 24.2.

The converted 10-bit data is stored to bits 15 to 6. The lower 6-bit data is always read as 0.

The data bus between the CPU and the A/D converter is 16-bit width. Data can be accessed in 16 bits at one time or 8 bits at two times.


| <b>Table 24.2</b> | Analog Input Channels and Corresponding ADDR Registers |
|-------------------|--|
|-------------------|--|

| Analog                  | A/D Data Register which |                          |
|-------------------------|-------------------------|--------------------------|
| Channel Set 0 (CH3 = 0) | Channel Set 1 (CH3 = 1) | Stores Conversion Result |
| AN0                     | AN8                     | ADDR0                    |
| AN1                     | AN9                     | ADDR1                    |
| AN2                     | AN10                    | ADDR2                    |
| AN3                     | AN11                    | ADDR3                    |
| AN4                     | —                       | ADDR4                    |
| AN5                     | —                       | ADDR5                    |
| AN6                     | —                       | ADDR6                    |
| AN7                     | _                       | ADDR7                    |

#### 24.2.2 A/D Control/Status Register (ADCSR)

|        | Address: H                     | 'FF05F0, H' | FF0610           |  |  |  |                           |            |       |  |
|--------|--------------------------------|-------------|------------------|--|--|--|---------------------------|------------|-------|--|
|        | Bit:                           | b7          | b6               | b5   | b4   | b3   | b2                        | b1         | b0    |  |
|        |                                | ADF         | ADIE             | ADST   |  |  | СН                        | [3:0]      |       |  |
| Value  | after reset:                   | 0           | 0                | 0  | 0  | 0  | 0                         | 0          | 0     |  |
| Bit    | it Symbol Bit Name Description |             |                  |  |  |  |                           |            | R/W   |  |
| 7      | ADF                            | A/D         | end flag         | 1: A/D c<br>compl<br>[Setting<br>• Whe<br>• Whe<br>chan                                    | <ul> <li>0: A/D conversion or comparison is in progress.</li> <li>1: A/D conversion or comparison has been completed.</li> <li>[Setting conditions]</li> <li>When A/D conversion ends in single mode</li> <li>When A/D conversion ends on all specified channels in scan mode</li> <li>[Clearing conditions]</li> <li>When 0 is written after reading ADF = 1</li> </ul> |  |                           |            |       |  |
|        |                                |             |                  | and  | ADDR is re   | ead  |                           |            | D 44/ |  |
| 6      | ADIE                           | A/D<br>ena  | interrupt<br>ble |  | les an ADF<br>les an ADF   | interrupt. interrupt.  |                           |            | R/W   |  |
| 5      | ADST                           | A/D         | start            | conve  | A/D conve<br>rter in the v<br>A/D conve  |  | places the                | A/D        | R/W   |  |
| 4      | _                              | Res         | erved bit        | This bit i   | is read as   | 0. The write   | e value sho               | ould be 0. | _     |  |
| 3 to ( | D CH[3:0]                      | Cha<br>3 to | nnel select<br>0 | When S<br>0000: Al<br>0001: Al<br>0010: Al<br>0011: Al<br>0100: Al<br>0101: Al<br>0110: Al | N0<br>N1<br>N2<br>N3<br>N4<br>N5   | and SCAN<br>0111:<br>1000:<br>1001:<br>1010:<br>1011:<br>11xx: 5 | AN7<br>AN8<br>AN9<br>AN10 | hibited    | R/W   |  |

RENESAS



| Bit                         | Symbol | Bit Name       | Description        |                          | R/W |
|-----------------------------|--------|----------------|--------------------|--------------------------|-----|
| 3 to 0 CH[3:0] Channel sele |        | Channel select | When SCANE = 1 and | d SCANS = 0              | R/W |
|                             |        | 3 to 0         | 0000: AN0          | 0111: AN4 to AN7         |     |
|                             |        |                | 0001: AN0 and AN1  | 1000: AN8                |     |
|                             |        |                | 0010: AN0 to AN2   | 1001: AN8 and AN9        |     |
|                             |        |                | 0011: AN0 to AN3   | 1010: AN8 to AN10        |     |
|                             |        |                | 0100: AN4          | 1011: AN8 to AN11        |     |
|                             |        |                | 0101: AN4 and AN5  | 11xx: Setting prohibited |     |
|                             |        |                | 0110: AN4 to AN6   |                          |     |
|                             |        |                | When SCANE = 1 and | d SCANS = 1              |     |
|                             |        |                | 0000: AN0          | 0111: AN0 to AN7         |     |
|                             |        |                | 0001: AN0 and AN1  | 1000: AN8                |     |
|                             |        |                | 0010: AN0 to AN2   | 1001: AN8 and AN9        |     |
|                             |        |                | 0011: AN0 to AN3   | 1010: AN8 to AN10        |     |
|                             |        |                | 0100: AN0 to AN4   | 1011: AN8 to AN11        |     |
|                             |        |                | 0101: AN0 to AN5   | 11xx: Setting prohibited |     |
|                             |        |                | 0110: AN0 to AN6   |                          |     |

#### [Legend]

×: Don't care.

Notes: \* Only 0 can be written in bit 7, to clear the flag.

- 1. The A/D converter should be stopped (ADST = 0) while the Input channels are being selected.
- 2. In unit 2, channels can be selected from four channels AN0\_2 to AN3\_2. Accordingly, the CH3 and CH2 bits should be cleared to 0 in unit 2.

#### • ADST bit (A/D start)

Clearing this bit to 0 stops A/D conversion, and the A/D converter enters wait state. When this bit is set to 1 by software, timer RC, timer RD (conversion start trigger), or the ADTRG pin, A/D conversion starts. This bit remains set to 1 during A/D conversion. In single mode, this bit is cleared to 0 automatically when conversion on the specified channel ends. In scan mode, conversion continues sequentially on the specified channels until this bit is cleared to 0 by a reset, a transition to standby mode or software. ADST is cleared to 0 if A/D conversion of all the selected channels has been completed while the ADSTCLR bit is 1.

The event link function can be used to set the ADST bit. When the event specified in ELSR10 or ELS11 of the ELC occurs, the corresponding ADST bits (in A/D converter unit 1 or A/D converter unit 2, respectively) are set and the A/D conversion starts.

### 24.2.3 A/D Control Register (ADCR)

| Bitb7b6b5b4b3b2b1b0TRGS[1:0]SCANESCANSCKS[1:0]ADSTCLREXTRValue after reset:0000100BitSymbolBit NameDescriptionRA7, 6TRGS[1:0]Trigger select 1b0 b7 b6RAand 000:A/D conversion start by external trigger is disabled.00001:A/D conversion start by external trigger pin 1 (ADTRG1) is enabled.011:011:A/D conversion start by external trigger pin 2 (ADTRG2) is enabled.*1011:011:A/D conversion start by external trigger (timer RC) is enabled.*1110100:A/D conversion start by external trigger (timer RD_0) is enabled.*2101:A/D conversion start by external trigger (timer RD_0) is enabled.*3111:X/D conversion start by external trigger (timer RD_1) is enabled.*31111111:X/D conversion start by external trigger (timer RD_1) is enabled.*31111   |     |
|--|-----|
| Value after reset:       0       0       0       0       1       0       0       0         Bit       Symbol       Bit Name       Description       R/N         7, 6       TRGS[1:0]       Trigger select 1 and 0       b0 b7 b6       R/N         0       0       0:       A/D conversion start by external trigger is disabled.       R/N         0       0       1:       A/D conversion start by external trigger pin 1 (ADTRG1) is enabled.       R/N         0       1:       0:       A/D conversion start by external trigger pin 2 (ADTRG2) is enabled.**       0         0       1       1:       A/D conversion start by external trigger pin 2 (ADTRG2) is enabled.**       1       0         1       0       0:       A/D conversion start by external trigger (timer RC) is enabled.**       1       0       1:         1       0       0:       A/D conversion start by external trigger (timer RD_0) is enabled.       1       0       1:   | )   |
| BitSymbolBit NameDescriptionRA7, 6TRGS[1:0]Trigger select 1<br>and 0b0 b7 b6RA000:A/D conversion start by external trigger is<br>disabled.RA001:A/D conversion start by external trigger pin<br>1 (ADTRG1) is enabled.RA010:A/D conversion start by external trigger pin<br>2 (ADTRG2) is enabled.*10011:A/D conversion start by external trigger<br>(timer RC) is enabled.*2100:A/D conversion start by external trigger<br>(timer RD_0) is enabled.101:A/D conversion start by external trigger<br>(timer RD_1) is enabled.  | lGS |
| 7, 6       TRGS[1:0]       Trigger select 1 and 0       b0 b7 b6       R/A         0       0       0       0:       A/D conversion start by external trigger is disabled.       0       0       1:       A/D conversion start by external trigger pin 1 (ADTRG1) is enabled.       0       1       0:       A/D conversion start by external trigger pin 2 (ADTRG2) is enabled.**1       0       1       0:       A/D conversion start by external trigger (timer RC) is enabled.**1         0       1       1:       A/D conversion start by external trigger (timer RD_0) is enabled.       1       0       1:       A/D conversion start by external trigger (timer RD_1) is enabled.   |     |
| <ul> <li>and 0</li> <li>0</li> <li>0</li> <li>0</li> <li>0</li> <li>0</li> <li>0</li> <li>0</li> <li>0</li> <li>0</li> <li>1</li> <li>0</li> <li>1</li> <li>0</li> <li>1</li> <li>0</li> <li>1</li> <li>0</li> <li>1</li> <li>0</li> <li>1</li> <l< td=""><td>N</td></l<></ul> | N   |
| <ul> <li>1 (ADTRG1) is enabled.</li> <li>0 1 0: A/D conversion start by external trigger pin 2 (ADTRG2) is enabled.*1</li> <li>0 1 1: A/D conversion start by external trigger (timer RC) is enabled.*2</li> <li>1 0 0: A/D conversion start by external trigger (timer RD_0) is enabled.</li> <li>1 0 1: A/D conversion start by external trigger (timer RD_1) is enabled.*3</li> </ul>   | N   |
| <ul> <li>2 (ADTRG2) is enabled.*1</li> <li>0 1 1: A/D conversion start by external trigger (timer RC) is enabled.*2</li> <li>1 0 0: A/D conversion start by external trigger (timer RD_0) is enabled.</li> <li>1 0 1: A/D conversion start by external trigger (timer RD_1) is enabled.*3</li> </ul>   |     |
| <ul> <li>(timer RC) is enabled.*<sup>2</sup></li> <li>1 0 0: A/D conversion start by external trigger (timer RD_0) is enabled.</li> <li>1 0 1: A/D conversion start by external trigger (timer RD_1) is enabled.*<sup>3</sup></li> </ul>   |     |
| (timer RD_0) is enabled.<br>1 0 1: A/D conversion start by external trigger<br>(timer RD_1) is enabled.* <sup>3</sup>  |     |
| (timer RD_1) is enabled.*3   |     |
| 1 1 x. Reserved (setting prohibited)   |     |
| i i x. neserved (setting prohibited)   |     |
| 5 SCANE Channel 0×: Single mode R/   | N   |
| 4 SCANS selection mode 10: Scan mode (A/D conversion is performed continuously for channels 1 to 4)  |     |
| 11: Scan mode (A/D conversion is performed<br>continuously for channels 1 to 8.)   |     |
| 3, 2 CKS[1:0]* <sup>4</sup> Clock select 1 00: Setting prohibited R/   | N   |
| to 0 01: Setting prohibited  |     |
| 10: A/D conversion time = 84 states (max) (initial value)  |     |
| 11: A/D conversion time = 43 states (max)  |     |
| 1         ADSTCLR         ADST clear         If ADSTCLR is set to 1 in scan mode, the ADST bit         R/N           1         is automatically cleared to 0 when A/D conversion of all the selected channels has been completed.         If ADSTCLR is set to 1 in scan mode, the ADST bit         R/N  |     |
| 0 EXTRGS External trigger EXTRGS combined with the TRGS1 and TRGS0 R/N<br>select bits selects a trigger signal. For details, see the<br>above description for the TRGS1 and TRGS0 bits.  | N   |



#### [Legend]

×: Don't care.

- Note: 1. Selected only for the H8S/20223 group.
  - 2. Selected only for the H8S/20103 group.
  - 3. Not selected only for the H8S/20103 group.
  - 4. Select these bits to fall the conversion time within the specified time.
- TRGS[1:0] bits (trigger select 1 and 0)

These bits combined with the EXTRGS bit select enable or disable the A/D conversion start by a trigger signal.


• CKS[1:0] bits (clock select 1 to 0)

These bits the A/D conversion time.

The conversion time should be set while the A/D conversion is stopped (ADST = 0).



#### 24.2.4 A/D Mode Register (ADMR)



Note: The A/D converter operating mode should be changed while the ADST bit in ADCSR is 0.

• ADM1 bit (A/D conversion mode selection)

If the A/D converter operating mode changes from conversion mode to compare mode, CMPR, CMPCSR, and CMPVAL are initialized to H'00.



#### 24.2.5 Compare Data Register (CMPR)

|       | Address. j   | 1110520,11 | 110000     |   |                            |              |             |               |      |
|-------|--------------|------------|------------|---|----------------------------|--------------|-------------|---------------|------|
|       | Bit:         | b7         | b6         | b5  | b4                         | b3           | b2          | b1            | b0   |
|       | [            | CMP7       | CMP6       | CMP5  | CMP4                       | CMP3         | CMP2        | CMP1          | CMP0 |
| Value | after reset: | 0          | 0          | 0   | 0                          | 0            | 0           | 0             | 0    |
| Bit   | Symbo        | l Bit      | Name       | Descrip   | otion                      |              |             |               | R/W  |
| 7     | CMP7         |            | npare data | [Setting  | condition]                 |              |             |               | R    |
|       |              | 7          |            | When th   | ne voltage o               | of the seled | ted analog  | j input       |      |
| 6     | CMP6         | Con<br>6   | npare data |   | is greater<br>L register i |              | -           | n the         | R    |
| 5     | CMP5         | -          | npare data |   | g condition                | •            |             |               | R    |
|       |              | 5          |            | • When the A/D converter operating mode is  |                            |              |             | ode is        |      |
| 4     | CMP4         | Con        | npare data |   |                            |              |             | to compare    | R    |
|       |              | 4          |            | mod   | e accordin                 | g to the AD  | M bit in AD | I bit in ADMR |      |
| 3     | CMP3         | Con        | npare data | setti   |                            | 0            |             |               | R    |
|       |              | 3          |            | • Whe   | en the volta               | ae of the s  | elected an  | alog input    |      |
| 2     | CMP2         | Con        | npare data |   |                            | -            |             |               | R    |
|       |              | 2          |            | <ul> <li>channel is equal to or lower than the voltage se</li> <li>in the CMPVAL register in compare mode.</li> </ul> |                            |              |             |               |      |
| 1     | CMP1         | Con        | npare data |   |                            |              |             |               | R    |
|       |              | 1          |            |   |                            |              |             |               |      |
| 0     | CMP0         | Con        | npare data | _   |                            |              |             |               | R    |
|       |              | 0          |            |   |                            |              |             |               |      |
|       | ndl          |            |            |   |                            |              |             |               |      |

Address: H'FF05E0, H'FF0600

[Legend]

×: Don't care.

Note: \* Only 0 can be written to clear the flag.

CMPR holds the comparison result. CMPR is a read-only register that is assigned to the same address as ADDR0 and ADDR0\_2. CMPR is valid in compare mode.

CMP bits and the corresponding analog input channels are shown in table 24.3.

| Unit   |       | Channel | Corresponding<br>Compare Data Bit |
|--------|-------|---------|-----------------------------------|
| Unit 1 | AN0   | AN8     | CMP0                              |
|        | AN1   | AN9     | CMP1                              |
|        | AN2   | AN10    | CMP2                              |
|        | AN3   | AN11    | CMP3                              |
|        | AN4   | _       | CMP4                              |
|        | AN5   | _       | CMP5                              |
|        | AN6   | _       | CMP6                              |
|        | AN7   | _       | CMP7                              |
| Unit 2 | AN0_2 | _       | CMP0                              |
|        | AN1_2 |         | CMP1                              |
|        | AN2_2 | _       | CMP2                              |
|        | AN3_2 | _       | CMP3                              |

#### Table 24.3 Relationship between CMP Bits and Corresponding Analog Input Channels



#### 24.2.6 Compare Control Status Register (CMPCSR)

|         | Address: H'FF05E2, H'FF0602                 |       |   |   |  |             |  |       |     |
|---------|---|-------|---|---|--|-------------|--|-------|-----|
|         | Bit:  | b7    | b6  | b5  | b4   | b3          | b2   | b1    | b0  |
|         |   | CMPF  | CMPIE   | CMPFC1  | CMPFC0   | —           | _  | _     | —   |
| Value a | after reset:                                | 0     | 0   | 0   | 0  | 0           | 0  | 0     | 0   |
| Bit     | Symbol                                      | Bit N | lame  | Descript  | ion  |             |  |       | R/W |
| 7       | CMPF  |       | I interrupt   | [Setting c  | ondition]  |             |  |       | R/W |
|         | status If the condition<br>bit is satisfied |       | status  |   | •  | -           |  |       |     |
|         |   |       |   | [Clearing   | conditions   | ]           |  |       |     |
|         |   |       | <ul> <li>chang<br/>mode</li> <li>When</li> <li>1.</li> <li>When<br/>and th</li> <li>When</li> </ul> | ged from A<br>according<br>0 is writte<br>1 the DTC i<br>1 ne DISEL b | /D convers<br>to the ADM<br>n to this bit<br>s activated<br>bit in MRB o | M bit in AD | o compare<br>MR setting<br>bit is read a<br>I interrupt<br>is 0. | as    |     |
| 6       | CMPIE                                       |       | l interrupt   | 0: Disable  | es a compa   | are match i | nterrupt (C  | MPI). | R/W |
|         |   | enab  | ie  | 1: Enable   | es a compa   | re match ir | nterrupt (Cl   | MPI). |     |


Address: H'FF05E2, H'FF0602

| Bit    | Symbol | Bit Name                      | Description  | R/W |
|--------|--------|-------------------------------|--|-----|
| 5      | CMPFC1 | CMPI interrupt condition 1    | 0: Does not generate an interrupt by a comparison result change.                                     | R/W |
|        |        |                               | 1:   |     |
|        |        |                               | In single compare mode:  |     |
|        |        |                               | Sets the CMPF bit to 1 if the comparison result of the selected channel changes from 0 to 1.         |     |
|        |        |                               | In scan compare mode:  |     |
|        |        |                               | Sets the CMPF bit to 1 if the comparison result of any of the selected channels changes from 0 to 1. |     |
| 4      | CMPFC0 | CMPI interrupt<br>condition 0 | <ol> <li>Does not generate an interrupt by a comparison<br/>result change.</li> </ol>                | R/W |
|        |        |                               | 1:   |     |
|        |        |                               | In single compare mode:  |     |
|        |        |                               | Sets the CMPF bit to 1 if the comparison result of the selected channel changes from 0 to 1.         |     |
|        |        |                               | In scan compare mode:  |     |
|        |        |                               | Sets the CMPF bit to 1 if the comparison result of any of the selected channels changes from 0 to 1. |     |
| 3 to 0 | ) —    | Reserved                      | These bits are read as 0. The write value should be 0.   | _   |



#### 24.2.7 Compare Analog Level Registers H and L (CMPVALH and CMPVALL)

CMPVALH



#### • CMPVALH

| Bit    | Symbol | Bit Name | Description   | R/W |
|--------|--------|----------|---|-----|
| 7 to 2 | 2 —    | Reserved | This bit is read as 0. The write value should be 0. |     |
| 1      | VAL9   | —        | These bits set the compare voltage VAL[9:8].        | R/W |
| 0      | VAL8   |          |   | R/W |

#### • CMPVALL

| Symbol | Bit Name   | Description  | R/W   |
|--------|--|--|---|
| VAL7   | _  | These bits set the compare voltage VAL[7:0].   | R/W   |
| VAL6   | _  |  | R/W   |
| VAL5   | —  |  | R/W   |
| VAL4   |  |  | R/W   |
| VAL3   | _  |  | R/W   |
| VAL2   | —  |  | R/W   |
| VAL1   | _  |  | R/W   |
| VAL0   | —  |  | R/W   |
|        | VAL7<br>VAL6<br>VAL5<br>VAL4<br>VAL3<br>VAL2<br>VAL1 | VAL7     —       VAL6     —       VAL5     —       VAL4     —       VAL3     —       VAL2     —       VAL1     — | VAL7—These bits set the compare voltage VAL[7:0].VAL6—VAL5—VAL4—VAL3—VAL2—VAL1— |

CMPVALL and the lower 2 bits of CMPVALH specify the voltage to be compared.

CMPVALH and CMPVALL are assigned to the same addresses as ADDR2 (ADDR2\_2) and ADDR3 (ADDR3\_2), respectively. CMPVALH and CMPVALL become valid in compare mode.

Table 24.4 shows the correspondence between VAL[9:0] setting and the voltage to be compared.

 Table 24.4
 VAL[9:0] Setting and Corresponding Voltage to be Compared

| VAL[9:0] Setting | Voltage to be Compared |
|------------------|------------------------|
| B'000000000      | AVss                   |
| B'000000001      | AVcc × 1/1024          |
| B'000000010      | AVcc × 2/1024          |
| :                | :                      |
| B'11111100       | AVcc × 1020/1024       |
| B'11111101       | AVcc × 1021/1024       |
| B'11111110       | AVcc × 1022/1024       |
| B'11111111       | AVcc × 1023/1024       |



# 24.3 Operation

The A/D converter operates in two operating modes as shown in table 24.5. In A/D conversion mode, the A/D converter converts the analog input of the selected channel by successive approximation with 10-bit resolution. In compare mode, the analog input of the selected channel is compared with the voltage to be specified.

Each operating mode has two operating modes: single mode and scan mode. When changing the analog input channel, to prevent incorrect operation, first clear the ADST bit in ADCSR to 0. The ADST bit can be set at the same time as the operating mode or analog input channel is changed.

| Operating Mode      | Channel Selection Mode | Register Setting      |
|---------------------|------------------------|-----------------------|
| A/D conversion mode | Single mode            | ADM1 = 0, $SCANE = 0$ |
|                     | Scan mode              | ADM1 = 0, SCANE = 1   |
| Compare mode        | Single mode            | ADM1 = 1, SCANE = 0   |
|                     | Scan mode              | ADM1 = 1, SCANE = 1   |

| Table 24.5 | A/D Converter | <b>Operating Mode</b> |
|------------|---------------|-----------------------|
|------------|---------------|-----------------------|




# 24.4 A/D Conversion Mode Operation

### 24.4.1 Single Mode in A/D Conversion Mode

In single mode in A/D conversion mode, A/D conversion is to be performed only once on the specified single channel. Operations are as follows.

- 1. A/D conversion is started when the ADST bit in ADCSR is set to 1, according to the software or external trigger input.
- 2. When A/D conversion is completed, the result is transferred to the A/D data register corresponding to the channel.
- 3. On completion of conversion, the ADF bit in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt request is generated.
- 4. The ADST bit remains set to 1 during A/D conversion, and is automatically cleared to 0 when conversion ends. When the ADST bit is cleared to 0 during A/D conversion, A/D conversion stops and the A/D converter enters wait state.





#### Figure 24.3 A/D Converter Operation in A/D Conversion Mode (When Channel 1 Is Selected in Single Mode)



#### 24.4.2 Scan Mode in A/D Conversion Mode

In scan mode in A/D conversion mode, A/D conversion is to be performed sequentially on the specified channels: maximum four channels or maximum eight channels. Operations are as follows.

- When the ADST bit in ADCSR is set to 1 by a software, timer RC, timer RD or external trigger input, A/D conversion starts on the first channel of the channel set.
   The consecutive A/D conversion on maximum four channels (SCANE = 1 and SCANS = 0) or on maximum eight channels (SCANE = 1 and SCANS = 1) can be selected. When the consecutive A/D conversion is performed on the four channels, the A/D conversion starts on AN0 when CH3 = 0 and CH2 =0, AN4 when CH3 = 0 and CH2 = 1, or AN8 when CH3 = 1 and CH2 = 0. When the consecutive A/D conversion is performed on the eight channels, the A/D conversion starts on AN0 when CH3 = 0 and CH2 = 0.
- 2. When A/D conversion for each channel is completed, the result is sequentially transferred to the A/D data register corresponding to each channel.
- 3. When conversion of all the selected channels is completed, the ADF bit in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt is requested. The A/D conversion starts again from the first channel of the channel set again.
- 4. The ADST bit is not cleared automatically, and steps [2] to [3] are repeated as long as the ADST bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion stops and the A/D converter enters wait state. If the ADST bit is later set to 1, A/D conversion starts again from the first channel of the channel set.






Figure 24.4 A/D Converter Operation in A/D Conversion Mode (When AN0 to AN2 Channels are Selected in Scan Mode)



# 24.5 Compare Mode Operation

# 24.5.1 Single Mode in Compare Mode

In single mode in compare mode, the analog input of one selected channel is compared with the specified voltage. Operations are as follows. The setting of the channel by the CH[3:0] bits in ADCSR is the same as that in A/D conversion mode.

- 1. Comparison between the analog input of the selected channel and the voltage specified by the VAL[9:0] bits is started when the ADST bit in ADCSR is set to 1 by software or external trigger input.
- 2. When the comparison is completed, the result is transferred to a bit corresponding to the channel.
- 3. On completion of comparison, the ADF bit in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt request is generated. In addition, if a condition specified by the CMPFC1 or CMPFC0 bit is satisfied, the CMPF bit in CMPCSR is set to 1. If the CMPIE bit is set to 1 at this time, a CMPI interrupt is requested.
- 4. The ADST bit remains set to 1 during comparison, and is automatically cleared to 0 when comparison ends. When the ADST bit is cleared to 0 during comparison, the A/D converter stops operation and enters wait state.




Figure 24.5 A/D Converter Operation in Compare Mode (When Channel 0 Is Selected in Single Mode)



# 24.5.2 Scan Mode in Comparison Mode

In scan mode in comparison mode, the analog input of the selected channels (four or eight maximum) are compared sequentially with the specified voltage. Operations are as follows.

1. When the ADST bit in ADCSR is set to 1 by a software, timer RC, timer RD or external trigger input, comparison between the analog input of the selected channels and the voltage specified by the VAL[9:0] bits is started.

The comparison on maximum four channels (SCANE = 1 and SCANS= 0) or on maximum eight channels (SCANE = 1 and SCANS= 1) can be selected. When the consecutive comparison is performed on the four channels, the comparison starts on AN0 when CH3 = 0 and CH2 = 0, AN4 when CH3 = 0 and CH2 = 1, or AN8 when CH3 = 1 and CH2 = 0. When the consecutive comparison is performed on the eight channels, the comparison starts on AN0 when CH3 = 0 and CH2 = 0.

- 2. When comparison for each channel is completed, the result is sequentially transferred to a bit corresponding to each channel.
- 3. When comparison of all the selected channels is completed, the ADF bit in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt is requested. In addition, if a condition specified by the CMPFC1 or CMPFC0 bits is satisfied in any of the selected channels, the CMPF bit in CMPCSR is set to 1. If the CMPIE bit is set to 1 at this time, a CMPI interrupt is requested. The A/D converter starts comparison from the first channel of the channel set.
- 4. The ADST bit is not cleared automatically when ADSTCLR = 0, and steps [2] to [3] are repeated as long as the ADST bit remains set to 1. When the ADST bit is cleared to 0 during comparison, the A/D converter stops operation and enters wait state. If the ADST bit is later set to 1, the A/D converter starts comparison from the first channel of the channel set.




Figure 24.6 A/D Converter Operation in Compare Mode (When AN0 to AN2 Channels are Selected in Scan Mode)

### 24.5.3 Input Sampling and A/D Conversion Time


The A/D converter has a built-in sample-and-hold circuit. The A/D converter samples the analog input when A/D conversion start delay time ( $t_D$ ) passes after the ADST bit is set to 1, then starts conversion. Figure 24.7 shows the A/D conversion timing. Table 24.6 indicates the A/D conversion time.

As indicated in figure 24.7, the A/D conversion time  $(t_{CONV})$  includes  $t_{D}$  and the input sampling time  $(t_{SPL})$ . The length of  $t_{D}$  varies depending on the timing of the write access to ADCSR. The total conversion time therefore varies within the ranges indicated in tables 24.6.

In scan mode, the values given in table 24.6 apply to the first conversion time. The values given in table 24.7 apply to the second and subsequent conversions. In any conversions, the CKS[1:0] bits in ADCR should be set so that the conversion time should fall within the specified A/D conversion characteristics range.



Section 24 A/D Converter





#### Table 24.6 A/D Conversion Time (Single Mode)

|                                 |                   | CKS1 = 1 |        |     |          |     |     |  |  |
|---------------------------------|-------------------|----------|--------|-----|----------|-----|-----|--|--|
|                                 |                   |          | CKS0 = | = 0 | CKS0 = 1 |     |     |  |  |
| Item                            | Symbol            | Min      | Тур    | Max | Min      | Тур | Max |  |  |
| A/D conversion start delay time | t <sub>D</sub>    | 3        | _      | 4   | _        | 3   | _   |  |  |
| Input sampling time             | t <sub>spl</sub>  | _        | 30     | _   | _        | 15  | _   |  |  |
| A/D conversion time             | t <sub>conv</sub> | 83       | —      | 84  | _        | 43  | _   |  |  |

Note: Values in the table are the number of states.

| CKS1 | CKS0 | Conversion Time (State) |
|------|------|-------------------------|
| 1    | 0    | 80                      |
|      | 1    | 40                      |

#### Table 24.7 A/D Conversion Time (Scan Mode)

### 24.5.4 External Trigger Input Timing

A/D conversion can be externally triggered. When the EXTRGS, TRGS1 and TRGS0 bits are set to B' 000 in ADCR, external trigger input is enabled at the  $\overline{\text{ADTRG}}$  pin. A falling edge of the  $\overline{\text{ADTRG}}$  pin sets the ADST bit in ADCSR to 1, starting A/D conversion. Other operations, in both single and scan modes, are the same as when the bit ADST has been set to 1 by software. Figure 24.8 shows the timing.




Figure 24.8 External Trigger Input Timing



# 24.6 Interrupt Source

In A/D conversion mode, an A/D conversion end interrupt (ADI) occurs at the end of A/D conversion. Specifically, the ADF bit in ADCSR is set to 1 when A/D conversion is completed; and if the ADIE bit is 1 at this time, the A/D converter generates an ADI interrupt.

In compare mode, a compare result change interrupt (CMPI) occurs if the comparison result of the specified channel changes (in three cases: from 1 to 0, from 0 to 1, and both). Specifically, the CMPF bit is set when the comparison result between the specified channel and the specified voltage satisfies the specified condition; and if the CMPIE bit is 1 at this time, the A/D converter generates a CMPI interrupt.

The DTC can be activated by an ADI or CMPI interrupt. Having the converted data read by the DTC in response to an ADI or CMPI interrupt enables continuous conversion to be achieved without imposing a load on software.

### Table 24.8 A/D Converter Interrupt Source

| Name | Interrupt Source                    | Interrupt Flag | <b>DTC Activation</b> |
|------|-------------------------------------|----------------|-----------------------|
| ADI  | End of A/D conversion or comparison | ADF            | Possible              |
| CMPI | Comparison result change            | CMPF           | Possible              |



# 24.7 A/D Conversion Accuracy Definitions

This LSI's A/D conversion accuracy definitions are given below.

Resolution

The number of A/D converter digital output codes

• Quantization error

The deviation inherent in the A/D converter, given by 1/2 LSB (see figure 24.9).

Offset error

The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from the minimum voltage value B'0000000000 (H'000) to B'0000000001 (H'001) (see figure 24.10).

• Full-scale error

The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from B'111111110 (H'3FE) to B'1111111111 (H'3FF) (see figure 24.10).


• Nonlinearity error

The error with respect to the ideal A/D conversion characteristic between the zero voltage and the full-scale voltage. Does not include the offset error, full-scale error, or quantization error (see figure 24.10).

Absolute precision

The deviation between the digital value and the analog input value. Includes the offset error, full-scale error, quantization error, and nonlinearity error.










Figure 24.10 A/D Conversion Accuracy Definitions

RENESAS

# 24.8 Usage Notes

# 24.8.1 Module Standby Mode Setting

Operation of the A/D converter can be disabled or enabled using the module standby control register. The initial setting is for operation of the A/D converter to be halted. Register access is enabled by clearing module standby mode. For details, see section 6, Power-Down Modes.

# 24.8.2 Permissible Signal Source Impedance

This LSI's analog input is designed so that conversion precision is guaranteed for an input signal for which the signal source impedance is TBD k $\Omega$  or less. This specification is provided to enable the A/D converter's sample-and-hold circuit input capacitance to be charged within the sampling time; if the sensor output impedance exceeds TBD k $\Omega$ , charging may be insufficient and it may not be possible to guarantee the A/D conversion accuracy. However, if a large capacitance is provided externally for conversion in single mode, the input load will essentially comprise only the internal input resistance of TBD k $\Omega$ , and the signal source impedance is ignored. However, since a low-pass filter effect is obtained in this case, it may not be possible to follow an analog signal with a large differential coefficient (e.g., 5 mV/ $\mu$ s or greater) (see figure 24.11). When converting a high-speed analog signal or conversion in scan mode, a low-impedance buffer should be inserted.




Figure 24.11 Example of Analog Input Circuit



### 24.8.3 Influences on Absolute Precision

Adding capacitance results in coupling with GND, and therefore noise in GND may adversely affect absolute precision. Be sure to make the connection to an electrically stable GND such as AVss.

Care is also required to insure that filter circuits do not communicate with digital signals on the mounting board, so acting as antennas.

### 24.8.4 Setting Range of Analog Power Supply and Other Pins

If conditions shown below are not met, the reliability of the device may be adversely affected.

• Analog input voltage range

The voltage applied to analog input pin ANn during A/D conversion should be in the range AVss  $\leq$  ANn  $\leq$  AVcc.

• Relation between AVcc, AVss and Vcc, Vss

As the relationship between AVcc, AVss and Vcc, Vss, set  $AVcc \leq Vcc$  and AVss = Vss. If the A/D converter is not used, the AVcc and AVss pins must not be left open.

# 24.8.5 Notes on Board Design

In board design, digital circuitry and analog circuitry should be as mutually isolated as possible, and layout in which digital circuit signal lines and analog circuit signal lines cross or are in close proximity should be avoided as far as possible. Failure to do so may result in incorrect operation of the analog circuitry due to inductance, adversely affecting A/D conversion values.

Also, digital circuitry must be isolated from the analog input signals (AN0 to AN1, AN0\_2 to AN3\_2) and analog power supply (AVcc) by the analog ground (AVss). Also, the analog ground (AVss) should be connected at one point to a stable digital ground (Vss) on the board.



### 24.8.6 Notes on Noise Countermeasures

A protection circuit connected to prevent damage due to an abnormal voltage such as an excessive surge at the analog input pins (AN0 to AN11, AN0\_2 to AN3\_2) should be connected between AVcc and AVss as shown in figure 24.12. Also, the bypass capacitors connected to AVcc and the filter capacitor connected to AN0 to AN11 or AN0\_2 to AN3\_2 must be connected to AVss.

If a filter capacitor is connected, the input currents at the analog input pins (AN0 to AN1, AN0\_2 to AN3\_2) are averaged, and so an error may arise. Also, when A/D conversion is performed frequently, as in scan mode, if the current charged and discharged by the capacitance of the sample-and-hold circuit in the A/D converter exceeds the current input via the input impedance ( $R_{in}$ ), an error will arise in the analog input pin voltage. Careful consideration is therefore required when deciding the circuit constants.




Figure 24.12 Example of Analog Input Protection Circuit



## 24.8.7 Notes on Analog Input Pins

Analog input pins (AN0 to AN11, AN0\_2 to AN3\_2) are multiplexed with general I/O ports. Accordingly, if the direction of input or output of the general I/O port is changed or the output value of the general I/O port is changed during A/D conversion, the conversion accuracy may be affected.

Before using an analog input pin multiplexed with general I/O port as a general I/O port, influence on the A/D conversion accuracy should be evaluated carefully.



# Section 25 D/A Converter

# 25.1 Features

- 8-bit resolution
- Output channels: 2 channels
- Maximum conversion time of 3 µs (with 20 pF load capacitance)
- Output voltage of 0 V to AVcc
- Settable for the module standby mode




Figure 25.1 Block Diagram of D/A Converter



Table 25.1 shows the input/output pin configuration of the D/A converter.

| Pin Name | I/O    | Function                |
|----------|--------|-------------------------|
| AVcc     | Input  | Analog power supply     |
| AVss     | Input  | Analog ground           |
| DA0      | Output | Channel 0 analog output |
| DA1      | Output | Channel 1 analog output |


### Table 25.1 Pin Configuration

# 25.2 Register Descriptions

- D/A data register 0 (DADR0)
- D/A data register 1 (DADR1)
- D/A control register (DACR)

### 25.2.1 D/A Data Registers 0 and 1 (DADR0 and DADR1)

- DADR0 and DADR1
- DADR0, DADR1



DADR0 and DADR1 are 8-bit readable/writable registers that store data for conversion. Whenever analog output is enabled, the values in DADR are converted and output to the analog output pins. DADR is initialized to H'00 in standby mode or module standby.

|         | Address:       | H'FF05D6 |        |                     |   |    |    |    |     |  |  |
|---------|----------------|----------|--------|---------------------|---|----|----|----|-----|--|--|
|         | Bit: b7 b6     |          | b6     | b5                  | b4  | b3 | b2 | b1 | b0  |  |  |
|         |                | DAOE1    | DAOE0  | _                   | —   | —  | —  | —  | —   |  |  |
| Value a | after reset:   | 0        | 0      | 0                   | 0   | 0  | 0  | 0  | 0   |  |  |
| Bit     | Symb           | ol Bit   | Name   | Descrip             | tion  |    |    |    | R/W |  |  |
| 7       | 7 DAOE1 D/A ou |          | output | 0: Disab            | R/W   |    |    |    |     |  |  |
|         |                | ena      | ble 1  | 1: Enabl<br>the ar  |   |    |    |    |     |  |  |
| 6       | DAOE           |          | output | 0: Disab            | 0: Disables the analog output on channel 0 (DA0).                         |    |    |    |     |  |  |
|         |                | ena      | ble 0  |                     | 1: Enables the channel 0 D/A conversion; enables the analog output (DA0). |    |    |    |     |  |  |
| 5 to 0  | ) —            | Res      | erved  | These b<br>modified | —   |    |    |    |     |  |  |
|         |                |          |        |                     |   |    |    |    |     |  |  |

# 25.2.2 D/A Control Register (DACR)

Note: In standby mode or module standby mode, the contents of DACR are retained.

• DAOE1 bit and DAOE0 bit (D/A output enable 1 and 0)

These bits control the D/A conversion and analog output.

The event link function can be used to set the DAOE[1:0] bits. When the event specified in ELSR31 or ELSR32 of the ELC occurs, the corresponding DAOE1 or DAOE0 bit is set to 1, respectively and the D/A conversion starts.



# 25.3 Operation

The D/A converter includes D/A conversion circuits for two channels, each of which can operate independently. When DAOE bit in DACR is set to 1, D/A conversion is enabled and the conversion result is output. The operation example of D/A conversion on channel 0 is as follows. Figure 25.2 shows the timing of this operation.

- 1. Write the conversion data to DADR0.
- 2. Set the DAOE0 bit in DACR to 1 to start D/A conversion. The conversion result is output from the analog output pin DA0 after the conversion time  $t_{DCONV}$  has elapsed. The conversion result is continued to be output until DADR0 is written to again or the DAOE0 bit is cleared to 0. The output value is expressed by the following formula:

 $\frac{\text{DADR contents}}{256} \times \text{AVcc}$ 

- 3. If DADR0 is written to again, the conversion is immediately started. The conversion result is output after the conversion time  $t_{DCONV}$  has elapsed.
- 4. If the DAOE0 bit is cleared to 0, analog output is disabled.




Figure 25.2 Example of D/A Converter Operation



# 25.4 Usage Notes

### 25.4.1 Setting for Module Stop Mode

The module standby control can select to enable/disable the D/A converter operation. The D/A converter does not operate by the initial value of the register. The register can be accessed by releasing the module standby mode. DADR is initialized in module standby.

### 25.4.2 Operation in Standby Mode

If D/A conversion is enabled and this LSI enters standby mode, DADR is initialized while DACR is held. When the analog power supply current is required to go low in software standby mode, the DAOE1 and DAOE0 bits should be cleared to 0, and D/A output should be disabled.



# Section 26 Low-Voltage Detection Circuits

This microcontroller includes a low-voltage detection module consisting of three circuits, LVD0, LVD1, and LVD2.

The circuits are used to prevent abnormal operation (runaway execution) from occurring due to the power supply voltage falling and to recreate the state of the microcontroller before the power supply voltage fell when the power supply voltage rises again.

If the power supply voltage falls below a threshold voltage set by the users application, a warning can be given to the application so the application can shutdown in a controlled manner. If the power supply voltage continues to fall below a second programmable threshold voltage, the device can be safely placed in the reset state. This avoids the situation where the power supply voltage falls below the guaranteed operating voltage and the microcontroller enters an unstable state. Thus, system stability can be improved. If the power supply voltage rises again, active mode is automatically entered.

The circuits monitor the power-supply voltage, and generate a reset or an interrupt when the voltage falls below or rises above a specified value.

Figure 26.1 is a block diagram of the low-voltage detection circuits. Figures 26.2, 26.3, and 26.4 are block diagrams of the LVD2, LVD1 and LVD0 interrupt/reset generation circuits, respectively.



# 26.1 Features

• Power-on reset function

Monitors the power-supply voltage input to the VCC pin to generate an internal reset signal when power is first supplied.

Releases a reset when the power-supply voltage rises above the specified voltage.

• Low-voltage detection function

Reset function: Monitors the power-supply voltage, and generates an internal reset signal when the voltage falls below a specified value.

Interrupt function: Monitors the power-supply voltage, and generates an interrupt when the voltage falls below or rises above respective specified values.

Detection levels: 11 levels are available for LVD1 and two levels are available for LVD0. (The level is fixed for LVD2.

External voltage input function: For detection, external pins can be selected for a detection voltage and a reference voltage, respectively (LVD2 only).




Figure 26.1 Block Diagram of Low-Voltage Detection Circuits




Figure 26.2 Block Diagram of LVD2 Interrupt/Reset Generation Circuit




Figure 26.3 Block Diagram of LVD1 Interrupt/Reset Generation Circuit




Figure 26.4 Block Diagram of LVD0 Reset Generation Circuit



# 26.2 Register Descriptions

This module has the following registers.

- Low-voltage detection circuit control protect register (VDCPR)
- Low-voltage detection circuit 2 control register H (LD2CRH)
- Low-voltage detection circuit 2 control register L (LD2CRL)
- Low-voltage detection circuit 1 control register H (LD1CRH)
- Low-voltage detection circuit 1 control register L (LD1CRL)
- Low-voltage detection circuit 0 control register H (LD0CRH)
- Low-voltage detection circuit 0 control register L (LD0CRL)



|         | Address:    | H'FF0628     |   |   |   |  |   |   |   |       |  |  |
|---------|-------------|--------------|---|---|---|--|---|---|---|-------|--|--|
|         | Bit:        | 7            | 6   | 5 |   | 4  | 3 | 2 | 1 | 0     |  |  |
|         |             | WRI          | _   |   |   | —  | _ | _ | — | LDPRC |  |  |
| Value a | fter reset: | 1            | 0   | 0 |   | 0  | 0 | 0 | 0 | 0     |  |  |
| Bit     | Symb        | bol Bit Name |   |   | Des   | scription  |   |   |   | R/W   |  |  |
| 7       | WRI         | VDC          | VDCPR write disable                               |   |   | 0: Writing to the VDCPR bit is enabled.  |   |   |   |       |  |  |
|         |             |              |   |   |   | 1: Writing to the VDCPR bit is disabled.   |   |   |   |       |  |  |
| 6 to 1  |             | Rese         | erved   |   | These bits are read as 0. The write value should — always be 0. |  |   |   |   |       |  |  |
| 0       | 0 LDPRC     |              | Low-voltage detection<br>circuit control register |   |   | 0: Writing to each low-voltage detection circuit control register is disabled.                     |   |   |   |       |  |  |
|         |             | write enable |   |   |   | <ol> <li>Writing to each low-voltage detection circuit<br/>control register is enabled.</li> </ol> |   |   |   |       |  |  |

### 26.2.1 Low-Voltage Detection Circuit Control Protect Register (VDCPR)

Note: Use a MOV instruction to modify this register.

• WRI bit (VDCPR write disable)

Only when this bit is written to 0, writing to this register is enabled. This bit is always read as 1.

• LDPRC bit (Low-voltage detection circuit control register write enable)

Only when the value of this bit is 1, writing to the low-voltage detection circuit control register (LD2CRH, LD2CRL, LD1CRH, LD1CRL, LD0CRH and LD0CRL) is enabled.



### 26.2.2 Low-Voltage Detection Circuit 2 Control Register H (LD2CRH)

|       | Address:     | H'FF0622 |   |  |   |  |                                  |   |   |       |  |  |
|-------|--------------|----------|---|--|---|--|----------------------------------|---|---|-------|--|--|
|       | Bit:         | b7       | b6  | ł  | 5   | b4                                     | b3                               | b2  | b1  | b0    |  |  |
|       |              | VF2DF    | VD2UF   |  | VD2DFC  | CK[1:0]                                | VD2DFS                           | VD2IRCS   | VD2MS   | VD2RE |  |  |
| Value | after reset: | 0        | 0   |  | 0   | 0                                      | 0                                | 0   | 0   | 0     |  |  |
| Bit   | Symbo        | I        | Bit Name  | Des  | criptic   | on                                     |                                  |   |   | R/W   |  |  |
| 7     | 7 VD2DF      |          | LVD2<br>power<br>supply<br>voltage                                | •<br>[Cle  | <ul> <li>[Setting condition]</li> <li>When the power-supply voltage falls below Vdet2.</li> <li>[Clearing conditions]</li> <li>When 1 is read from this bit and then 0 is written to</li> </ul> |  |                                  |   |   |       |  |  |
|       |              |          | drop flag   | • 1  | his bit.<br>When t  | he LVD2                                | circuit is in                    |   |   | 0     |  |  |
| 6     | VD2UF        |          | LVD2<br>power<br>supply<br>voltage rise<br>flag                   | <ul> <li>[Setting condition]</li> <li>When the power supply voltage falls below Vdet2<br/>and rises to Vdet2 or higher before falling to Vdet0<br/>or lower.</li> <li>[Clearing conditions]</li> <li>When 1 is read from this bit and then 0 is written to<br/>this bit.</li> <li>When the LVD2 circuit is in standby mode.</li> </ul> |   |  |                                  |   |   |       |  |  |
| 5, 4  | VD2DF        | CK[1:0]  | LVD2<br>digital filter<br>sampling<br>clock select                | 00:<br>01:<br>10:  | φloco/1<br>φloco/2<br>φloco/4<br>φloco/8  | <u>•</u>                               | <u></u>                          | <u></u>   |   | R/W   |  |  |
| 3     | VD2DF        | S        | LVD2<br>digital filter<br>function<br>select                      |  |   | -                                      | al filter func<br>Il filter func |   |   | R/W   |  |  |
| 2     | VD2IRC       | S        | LVD2<br>interrupt<br>request<br>generation<br>condition<br>select | 1: w<br>Whe<br>whe<br>setti  | hen V(<br>en VD2<br>n the v<br>ng.<br>en VD2<br>voltage   | CC falls to<br>DFS = 1,<br>voltage rea | aches Vdet                       | ower.<br>ot request is<br>2, regardle<br>uest is gene | s generated<br>ess of this bi<br>erated wher<br>of this bit | t     |  |  |

| Bit | Symbol | Bit Name            | Description   | R/W |
|-----|--------|---------------------|---|-----|
| 1   | VD2MS  | LVD2<br>mode        | 0: Generates an interrupt request when the voltage reaches Vdet2.                                       | R/W |
|     |        | select              | 1: Generates a reset request when the voltage reaches Vdet2.  |     |
| 0   | VD2RE  | LVD2                | This bit is enabled when the VD2E bit is 1.   | R/W |
|     | res    | interrupt/<br>reset | <ol> <li>Disables interrupt/reset requests when the<br/>specified voltage level is detected.</li> </ol> |     |
|     |        | request<br>enable   | 1: Enables interrupt/reset requests when the specified voltage level is detected.                       |     |

Table 26.1 shows the relationship between LD2CRH settings and the selection function. LD2CRH should be used according to table 26.1.

## Table 26.1 LD2CRH Settings and Select Functions

|       | LD2CRH Sett | ings    | Selection Function    |                           |                          |  |  |
|-------|-------------|---------|-----------------------|---------------------------|--------------------------|--|--|
| VD2MS | VD2DFS      | VD2IRCS | LVD2 Falling<br>Reset | LVD2 Falling<br>Interrupt | LVD2 Rising<br>Interrupt |  |  |
| 1     | х           | х       | 0                     | —                         | _                        |  |  |
| 0     | 1           | х       | _                     | 0                         | 0                        |  |  |
| 0     | 0           | 1       | —                     | 0                         | _                        |  |  |
| 0     | 0           | 0       | _                     | _                         | 0                        |  |  |

[Legend] x: Don't care.



## 26.2.3 Low-Voltage Detection Circuit 2 Control Register L (LD2CRL)

| A          | ddress: I             | H'FF0623 | 3    |   |                              |   |             |              |              |              |          |  |  |
|------------|-----------------------|----------|------|---|------------------------------|---|-------------|--------------|--------------|--------------|----------|--|--|
|            | Bit:                  | b7       |      | b6  | I                            | 05  | b4          | b3           | b2           | b1           | b0       |  |  |
|            |                       | VD2      | E    | VD2CVS  | VD2                          | 2RVS  | _           | _            | -            | _            | _        |  |  |
| Value afte | alue after reset: 0 0 |          |      | 0   | 0                            | 0   | 0           | 0            | 0            |              |          |  |  |
| Bit        | Sym                   | bol      | Bit  | Name  |                              | Dese  | cription    |              |              |              | R/W      |  |  |
| 7          | VD2E                  | VD2E     |      | LVD2 circuit                                      |                              | 0: Tł   | ne LVD2 cii | rcuit is not | used. (In s  | tandby mode  | ) R/W    |  |  |
|            | enable                |          |      |   | 1: The LVD2 circuit is used. |   |             |              |              |              |          |  |  |
| 6          | VD20                  | VD2CVS   |      | LVD2 circuit<br>reference voltage<br>input select |                              | 0: V0   | CC voltage  | is used as   | s the refere | nce voltage. | R/W      |  |  |
|            |                       |          |      |   |                              | 1: Externally input (PA7) voltage is used as the<br>reference voltage.*                   |             |              |              |              |          |  |  |
| 5          | VD2F                  | RVS      | det  | D2 circuit<br>ection volt                         | age                          | 0: Internally generated voltage is used as the detection voltage.                         |             |              |              | ed as the    | R/W      |  |  |
|            |                       |          | inp  | input select                                      |                              | <ol> <li>Externally input (PA6) voltage is used as the<br/>detection voltage.*</li> </ol> |             |              |              |              |          |  |  |
| 4 to 0     |                       |          | Re   | served  |                              | Thes<br>be 0  |             | read as 0.   | The write v  | alue should  |          |  |  |
| Note:      | * Wh                  | nen an   | exte | rnally inpu                                       | t vol                        | tage i  | s used as t | he referen   | ice voltage  | or detection | voltage, |  |  |

the externally input voltage must not exceed 1/2 Vcc.



|         | Address: H'FF    | -0624  |           |                         |  |        |        |         |       |       |  |  |
|---------|------------------|--|-----------|-------------------------|--|--------|--------|---------|-------|-------|--|--|
|         | Bit:             | b7   | be        | 6                       | b5   | b4     | b3     | b2      | b1    | b0    |  |  |
|         | `                | VD1DF  | VD1       | UF                      | VD1DFC   | K[1:0] | VD1DFS | VD1IRCS | VD1MS | VD1RE |  |  |
| Value a | after reset:     | 0  | 0         |                         | 0  | 0      | 0      | 0       | 0     | 0     |  |  |
| Bit     | Symbol           | Bit Na   | me        | De                      | scription  |        |        |         |       | R/W   |  |  |
| 7       | VD1DF            | LVD1 p<br>supply<br>voltage<br>flag                        |           | •                       | <ul> <li>[Setting condition]</li> <li>When the power-supply voltage falls below Vdet1.</li> <li>[Clearing conditions]</li> <li>When 1 is read from this bit and then 0 is written to.</li> </ul>   |        |        |         |       |       |  |  |
| 6       | VD1UF            | LVD1 p<br>supply<br>voltage<br>flag                        |           | •                       | <ul> <li>When the LVD1 circuit is in standby mode.</li> <li>Setting condition]</li> <li>When the power supply voltage falls below Vdet1 and rises to Vdet1 or higher before falling to Vdet0 or lower</li> <li>Clearing conditions]</li> <li>When 1 is read from this bit and then 0 is written to.</li> </ul>   |        |        |         |       |       |  |  |
| 5, 4    | VD1DFCK<br>[1:0] | LVD1 of<br>filter<br>samplin<br>clock s                    | ng        | 01:<br>10:              | <ul> <li>When the LVD1 circuit is in standby mode.</li> <li>00:  \$\philoco/1\$</li> <li>01:  \$\philoco/2\$</li> <li>10:  \$\philoco/4\$</li> <li>11:  \$\philoco/8\$</li> </ul>  |        |        |         |       |       |  |  |
| 3       | VD1DFS           | LVD1 c<br>filter<br>function<br>select                     | U U       |                         | Disables the<br>Enables the  | •      |        |         |       | R/W   |  |  |
| 2       | VD1IRCS          | LVD1<br>interrup<br>reques<br>genera<br>conditio<br>select | t<br>tion | 1: C<br>Wh<br>the<br>Wh | <ul> <li>0: Generates an interrupt request when VCC rises to Vdet1 or more.</li> <li>1: Generates an interrupt request when VCC falls to Vdet1 or less.</li> <li>When VD1DFS = 1, an interrupt request is generated when the voltage reaches Vdet1, regardless of this bit setting.</li> <li>When VD1MS = 1, a reset request is generated when the voltage falls below Vdet1, regardless of this bit setting.</li> </ul> |        |        |         |       |       |  |  |

### 26.2.4 Low-Voltage Detection Circuit 1 Control Register H (LD1CRH)



| Bit | Symbol              | Bit Name          | Description   | R/W |
|-----|---------------------|-------------------|---|-----|
| 1   | VD1MS               | LVD1 mode select  | 0: Generates an interrupt request when the voltage reaches Vdet1.   | R/W |
|     |                     |                   | 1: Generates a reset request when the voltage reaches Vdet1.  |     |
| 0   | LD1RE               | LVD1              | This bit is enabled when the VD1E bit is 1.   | R/W |
|     | interrupt/<br>reset |                   | <ol> <li>Disables interrupt/reset requests generated when the<br/>specified voltage level is detected.</li> </ol> |     |
|     |                     | request<br>enable | <ol> <li>Enables interrupt/reset requests generated when the<br/>specified voltage level is detected.</li> </ol>  |     |

Table 26.2 shows the relationship between the LD1CRH settings and selection function. LD1CRH should be set according to table 26.2.

#### Table 26.2 LD1CRH Settings and Select Functions

|       | LD1CRH |         | Select Functions      |                           |                          |  |
|-------|--------|---------|-----------------------|---------------------------|--------------------------|--|
| VD1MS | VD1DFS | VD1IRCS | LVD1 Falling<br>Reset | LVD1 Falling<br>Interrupt | LVD1 Rising<br>Interrupt |  |
| 1     | х      | х       | 0                     | —                         | _                        |  |
| 0     | 1      | х       | _                     | 0                         | 0                        |  |
| 0     | 0      | 1       | —                     | 0                         | _                        |  |
| 0     | 0      | 0       | _                     | —                         | 0                        |  |

[Legend] x: Don't care.

| Ad                   | ddress:             | H'FF0625 |                          |  |              |             |               |             |     |
|----------------------|---------------------|----------|--------------------------|--|--------------|-------------|---------------|-------------|-----|
|                      | Bit:                | b7       | b6                       | b5   | b4           | b3          | b2            | b1          | b0  |
|                      |                     | VD1E     | _                        |  |              |             |               |             |     |
| Value after reset: 0 |                     | 0        | 0                        | 0  | 0            | 0           | 0             | 0           | 0   |
| Bit                  | Sym                 | bol Bit  | Name                     | Descript                                   | ion          |             |               |             | R/W |
| 7                    | VD1                 |          | LVD1 circuit             | 0: The L\                                  | /D1 circuit  | is not used | l. (In standl | by mode)    | R/W |
|                      |                     |          | ble                      | 1: The LVD1 circuit is used.               |              |             |               |             |     |
| 6 to 4               |                     | Res      | served                   | These bit                                  | s are read   | as 0. The v | write value   | should be 0 | . — |
| 3 to 0               | VD1                 | -        |                          | 0000: Se                                   | tting prohib | oited       |               |             | R/W |
|                      | [3:0]               |          | etection<br>oltage level | 0001: Setting prohibited                   |              |             |               |             |     |
|                      |                     |          | ect 3 to 0               | 0010: Setting prohibited                   |              |             |               |             |     |
|                      |                     |          |                          | 0011: Setting prohibited                   |              |             |               |             |     |
|                      |                     |          |                          | 0100: Setting prohibited                   |              |             |               |             |     |
|                      | 0101: 2.85 V (typ.) |          |                          |  |              |             |               |             |     |
|                      |                     |          |                          | 0110: 2.92 V (typ.)                        |              |             |               |             |     |
|                      |                     |          | 1(<br>1(<br>1(<br>1(     | 0111: 3.07 V (typ.)<br>1000: 3.22 V (typ.) |              |             |               |             |     |
|                      |                     |          |                          |  |              |             |               |             |     |
|                      |                     |          |                          | 1001: 3.37 V (typ.)                        |              |             |               |             |     |
|                      |                     |          |                          | 1010: 3.52 V (typ.)                        |              |             |               |             |     |
|                      |                     |          |                          | 1011: 3.67 V (typ.)                        |              |             |               |             |     |
|                      |                     |          |                          | 1100: 3.82 V (typ.)                        |              |             |               |             |     |
|                      |                     |          |                          | 1101: 3.9                                  | 7 V (typ.)   |             |               |             |     |
|                      |                     |          |                          | 1110: 4.12 V (typ.)                        |              |             |               |             |     |
|                      |                     |          |                          | 1111: 4.2                                  | 7 V (typ.)   |             |               |             |     |


# 26.2.5 Low-Voltage Detection Circuit 1 Control Register L (LD1CRL)



### 26.2.6 Low-Voltage Detection Circuit 0 Control Register H (LD0CRH)

| /                  | Address:               | H'FF0626 |                          |   |   |              |             |             |     |  |
|--------------------|------------------------|----------|--------------------------|---|---|--------------|-------------|-------------|-----|--|
|                    | Bit:                   | b7       | b6                       | b5  | b4  | b3           | b2          | b1          | b0  |  |
|                    |                        | _        | —                        | VD0DF   | CK[1:0]   | VD0DFS       | —           | —           | —   |  |
| Value after reset: |                        | 0        | 0                        | 0   | 0   | 0            | 0           | 1           |     |  |
| Bit                | Symb                   | ol       | Bit Name                 | Descri  | ption   |              |             |             | R/W |  |
| 7                  | —                      |          | Reserved                 |   | This bit is read as undefined value. The write value should be 0. |              |             |             |     |  |
| 6                  | _                      |          | Reserved                 | erved This bit is read as 0. The write value should be 0.     |   |              |             |             |     |  |
| 5, 4 VD0           |                        | FCK[1:0] | LVD0 digital             | 00:   |   |              |             |             |     |  |
|                    |                        |          | filter                   | 01:   |   |              |             |             |     |  |
|                    |                        |          | sampling<br>clock select | 10:   |   |              |             |             |     |  |
|                    |                        |          |                          | 11: øloco/8   |   |              |             |             |     |  |
| 3                  | 3 VD0DFS LVE           |          |                          | LVD0 digital 0: Disables the digital filter function.         |   |              |             |             |     |  |
|                    | filter function select |          |                          |   | 1: Enables the digital filter function.                           |              |             |             |     |  |
| 2, 1               |                        |          | Reserved                 | These bits are read as 0. The write value should always be 0. |   |              |             |             |     |  |
| 0                  | —                      |          | Reserved                 | This bit  | is read a   | s 1. The wri | te value sl | hould be 1. | —   |  |





#### 26.2.7 Low-Voltage Detection Circuit 0 Control Register L (LD0CRL)



# 26.3 Operation

### 26.3.1 Power-On Reset Function

Figure 26.5 shows the operation timing of the power-on reset function. During the power-on reset function, the LVD0 circuit monitors the power-supply voltage level to initialize the entire chip.

When the power-supply voltage level rises above Vdet0, the prescaler is released from its reset state and it starts counting. The OVF signal is generated to release the internal reset signal after the prescaler has counted 128 ¢loco cycles. After a power-on reset, the LVD0 reset function is always enabled.




Figure 26.5 Operational Timing of Power-On Reset

### 26.3.2 Low-Voltage Detection Circuit

# (1) Low Voltage Detect Reset 2 (LVDR2)

LVDR2 is a reset generated by the LVD2 circuit. Figure 26.6 shows the operation timing of the LVDR2.


The LVD2 enters the module-standby state after release from a power-on reset. To operate the LVDR2, set the VD2E bit in LD2CRL to 1, wait for TBD  $\mu$ s ( $t_{LVD20N}$ ) until the detection voltage and the low-voltage detection circuit 2 operation have stabilized using a software timer, etc., then set the VD2MS and VD2RE bits in LD2CRH to 1. After that, the output settings of I/O ports must be made. To cancel the LVDR2, first the VD2RE bit in LD2CRH should be cleared to 0 and then the VD2E bit in LD2CRL should be cleared to 0. Figure 26.7 shows the procedure to set the LVDR2.


When the power-supply voltage falls below Vdet2, the LVDR2 clears the  $\overline{\text{LVDRES2}}$  signal to 0, and resets the prescaler. The low-voltage detection reset state remains in place until a power-on reset is generated. When the power-supply voltage rises above the Vdet2 voltage again, the prescaler starts counting. It counts 32  $\phi$ loco cycles, and then releases the internal reset signal.

Note that if the power supply voltage falls below  $V_{LVDR2min} = TBD V$  and then rises from that point, the LVDR2 may not occur. Such a case should be evaluated thoroughly.

If the power supply voltage falls below Vdet0, a power-on reset occurs.










Figure 26.7 Procedure to Set LVDR2

RENESAS

#### (2) Low Voltage Detect Interrupt 2 (LVDI2)

LVDI2 is an interrupt generated by the LVD2 circuit. Figure 26.8 shows the operation timing of LVDI2.

The LVD2 enters the module-standby state after release from a power-on reset. To operate the LVD12, set the VD2E bit in LD2CRL to 1, wait for TBD  $\mu$ s ( $t_{LVD2ON}$ ) until the detection voltage and the low-voltage detection circuit 2 operation have stabilized using a software timer, etc., then clear the VD2MS bit to 0 and set the VD2RE bit to 1 in LD2CRH. After that, the output settings of I/O ports must be made. To cancel the LVD12, first the VD2RE bit in LD2CRH should be cleared to 0 and then the VD2E bit in LD2CRL should be cleared to 0. Figure 26.9 shows the procedure to set the LVD12.

When the power-supply voltage falls below Vdet2, the LVDI2 clears the  $\overline{LVDINT2}$  signal to 0 and the VD2DFS bit in LD2CRH is set to 1. If the VD2DFS or VD2IRCS bit in LD2CRH is 1 at this time, an LVD2 interrupt request is simultaneously generated. In this case, the necessary data must be saved in the on-chip flash memory area or external EEPROM, etc, and a transition must be made to standby mode or sleep mode. Until this processing is completed, the power supply voltage must be higher than the lower limit of the guaranteed operating voltage.

When the power-supply voltage does not fall below Vdet0 but rises above Vdet2, the LVDI2 sets the  $\overline{\text{LVDINT2}}$  signal to 1 and set the VD2UF bit in LD2CRH to 1. If the VD2DFS bit in LD2CRH is 1 or the VD2IRCS bit in LD2CRH is 0 at this time, an LVD2 interrupt request is simultaneously generated.

If the power supply voltage falls below Vdet0, a power-on reset occurs.






Figure 26.8 Operation Timing of LVDI2






Figure 26.9 Procedure to Set LVDR2




### (3) Low Voltage Detect Reset 1 (LVDR1)

LVDR1 is a reset generated by the LVD1 circuit. Figure 26.10 shows the operation timing of the LVDR1.

The LVD1 enters the module-standby state after release from a power-on reset. To operate the LVDR1, set the VD1E bit in LD1CRL to 1, wait for TBD  $\mu$ s ( $t_{LVD10N}$ ) until the detection voltage and the low-voltage detection circuit 1 operation have stabilized using a software timer, etc., then set the VD1MS and VD1RE bits in LD1CRH to 1. After that, the output settings of I/O ports must be made. To cancel the LVDR1, first the VD1RE bit in LD1CRH should be cleared to 0 and then the VD1E bit in LD1CRL should be cleared to 0. Figure 26.11 shows the procedure to set the LVDR1.

When the power-supply voltage falls below Vdet1, the LVDR1 clears the  $\overline{\text{LVDRES1}}$  signal to 0, and resets the prescaler. The low-voltage detection reset state remains in place until a power-on reset is generated. When the power-supply voltage rises above the Vdet1 voltage again, the prescaler starts counting. It counts 32  $\phi$ loco cycles, and then releases the internal reset signal.

Note that if the power supply voltage falls below  $V_{LVDR1min} = TBD V$  and then rises from that point, the LVDR1 may not occur. Such a case should be evaluated thoroughly.






Figure 26.10 Operation Timing of LVDR1






Figure 26.11 Procedure to Set LVDR1



### (4) Low Voltage Detect Interrupt 1 (LVDI1)

LVDI1 is an interrupt generated by the LVD1 circuit. Figure 26.12 shows the operation timing of LVDI1.

The LVD1 enters the module-standby state after release from a power-on reset is canceled. To operate the LVD11, set the VD1E bit in LD1CRL to 1, wait for TBD  $\mu$ s ( $t_{LVD10N}$ ) until the detection voltage and the low-voltage detection circuit 1 operation have stabilized using a software timer, etc., then clear the VD1MS bit to 0 and set the VD1RE bit to 1 in LD1CRH. After that, the output settings of I/O ports must be made. To cancel the LVD11, first the VD1RE bit in LD1CRH should be cleared to 0 and then the VD1E bit in LD1CRL should be cleared to 0. Figure 26.13 shows the procedure to set the LVD11.

When the power-supply voltage falls below Vdet1, the LVDI1 clears the  $\overline{LVDINT1}$  signal to 0 and the VD1DFS bit in LD1CRH is set to 1. If the VD1DFS or VD1IRCS bit in LD1CRH is 1 at this time, an LVD1 interrupt request is simultaneously generated. In this case, the necessary data must be saved in the on-chip flash memory area or external EEPROM, etc, and a transition must be made to standby mode or sleep mode. Until this processing is completed, the power supply voltage must be higher than the lower limit of the guaranteed operating voltage.

When the power-supply voltage does not fall below Vdet0 but rises above Vdet1, the LVDI2 sets the LVDINT1 signal to 1 and set the VD1UF bit in LD2CRH to 1. If the VD1DFS bit in LD1CRH is 1 or the VD1IRCS bit in LD1CRH is 0 at this time, an LVD1 interrupt request is simultaneously generated.

If the power supply voltage falls below Vdet0, a power-on reset occurs.








Figure 26.12 Operational Timing of LVDI1







### (5) Low Voltage Detect Reset 0 (LVDR0)

LVDR0 is a reset generated by the LVD0 circuit. Figure 26.14 shows the operation timing of the LVDR0.

After a power-on reset is released, the LVD0 circuit is always enabled.

When the power-supply voltage falls below Vdet0, the LVDR0 clears the  $\overline{\text{LVDRES0}}$  signal to 0, and resets the prescaler, and a power-on reset operation is enabled. When the power-supply voltage rises above the Vdet0 voltage again, the prescaler starts counting. It counts 128 ¢loco cycles, and then releases the internal reset signal.

Note that if the power supply voltage falls below  $V_{LVDR0min}$  = TBD V and then rises from that point, the LVDR0 may not occur. Such a case should be evaluated thoroughly.




Figure 26.14 Operation Timing of LVDR0





# Section 27 List of Registers

The address list gives information on the on-chip I/O register addresses, how the register bits are configured, and the register states in each operation mode. The information is given as shown below.

- 1. Register Addresses (address order)
- Registers are listed from the lower allocation addresses.
- Registers are classified by functional modules.
- The data bus width is indicated.
- The number of access states is indicated.
- 2. Register Bits
- Bit configurations of the registers are described in the same order as the register addresses (address order).
- Reserved bits are indicated by in the bit name column.
- When registers consist of 16 bits, bits are described from the MSB side.
- 3. Register States in Each Operating Mode
- Register states are described in the same order as the register addresses (address order).
- The register states described here are for the basic operating modes. If there is a specific reset for an on-chip peripheral module, see the section on that on-chip peripheral module.



## 27.1 Register Addresses (Address Order)

The data-bus width column indicates the number of bits. The access-state column shows the number of states of the selected basic clock that is required for access to the register.

Note: Do not attempt to access undefined or reserved addresses. Correct operation of the access itself or later operations is not guaranteed when such an address is accessed.

| Register Name                     | Abbreviation | Number<br>of Bits | Address  | Module   | Data Bus<br>Width | Number of<br>Access<br>States |
|-----------------------------------|--------------|-------------------|----------|----------|-------------------|-------------------------------|
| Port mode register 1              | PMR1         | 8                 | H'FF0000 | I/O port | 8                 | 2                             |
| Port mode register 2              | PMR2         | 8                 | H'FF0001 | I/O port | 8                 | 2                             |
| Port mode register 3              | PMR3         | 8                 | H'FF0002 | I/O port | 8                 | 2                             |
| Port mode register 5              | PMR5         | 8                 | H'FF0004 | I/O port | 8                 | 2                             |
| Port mode register 6              | PMR6         | 8                 | H'FF0005 | I/O port | 8                 | 2                             |
| Port mode register 8              | PMR8         | 8                 | H'FF0007 | I/O port | 8                 | 2                             |
| Port mode register 9*1            | PMR9         | 8                 | H'FF0008 | I/O port | 8                 | 2                             |
| Port mode register A              | PMRA         | 8                 | H'FF0009 | I/O port | 8                 | 2                             |
| IIC/SSU select register           | ICSUSR       | 8                 | H'FF000B | IIC/SSU  | 8                 | 2                             |
| Port mode register J              | PMRJ         | 8                 | H'FF000C | I/O port | 8                 | 2                             |
| Port pull-up control register 1   | PUCR1        | 8                 | H'FF0010 | I/O port | 8                 | 2                             |
| Port pull-up control register 2   | PUCR2        | 8                 | H'FF0011 | I/O port | 8                 | 2                             |
| Port pull-up control register 3   | PUCR3        | 8                 | H'FF0012 | I/O port | 8                 | 2                             |
| Port pull-up control register 5   | PUCR5        | 8                 | H'FF0014 | I/O port | 8                 | 2                             |
| Port pull-up control register 6   | PUCR6        | 8                 | H'FF0015 | I/O port | 8                 | 2                             |
| Port pull-up control register 8   | PUCR8        | 8                 | H'FF0017 | I/O port | 8                 | 2                             |
| Port pull-up control register 9*1 | PUCR9        | 8                 | H'FF0018 | I/O port | 8                 | 2                             |
| Port pull-up control register A   | PUCRA        | 8                 | H'FF0019 | I/O port | 8                 | 2                             |
| Port pull-up control register B   | PUCRB        | 8                 | H'FF001A | I/O port | 8                 | 2                             |
| Port pull-up control register J   | PUCRJ        | 8                 | H'FF001C | I/O port | 8                 | 2                             |
| Port drive control register 1     | PDVR1        | 8                 | H'FF0030 | I/O port | 8                 | 2                             |

|   |              | Number  |          |          | Data Bus |        |
|---|--------------|---------|----------|----------|----------|--------|
| Register Name                                 | Abbreviation | of Bits | Address  | Module   | Width    | States |
| Port drive control register 2                 | PDVR2        | 8       | H'FF0031 | I/O port | 8        | 2      |
| Port drive control register 3                 | PDVR3        | 8       | H'FF0032 | I/O port | 8        | 2      |
| Port drive control register 5                 | PDVR5        | 8       | H'FF0034 | I/O port | 8        | 2      |
| Port drive control register 6                 | PDVR6        | 8       | H'FF0035 | I/O port | 8        | 2      |
| Port drive control register 8                 | PDVR8        | 8       | H'FF0037 | I/O port | 8        | 2      |
| Port drive control register 9*1               | PDVR9        | 8       | H'FF0038 | I/O port | 8        | 2      |
| Port 1 peripheral function mapping register 1 | PMCR11       | 8       | H'FF0040 | PMC      | 8        | 2      |
| Port 1 peripheral function mapping register 2 | PMCR12       | 8       | H'FF0041 | PMC      | 8        | 2      |
| Port 1 peripheral function mapping register 3 | PMCR13       | 8       | H'FF0042 | PMC      | 8        | 2      |
| Port 1 peripheral function mapping register 4 | PMCR14       | 8       | H'FF0043 | PMC      | 8        | 2      |
| Port 2 peripheral function mapping register 1 | PMCR21       | 8       | H'FF0044 | PMC      | 8        | 2      |
| Port 2 peripheral function mapping register 2 | PMCR22       | 8       | H'FF0045 | PMC      | 8        | 2      |
| Port 2 peripheral function mapping register 3 | PMCR23       | 8       | H'FF0046 | PMC      | 8        | 2      |
| Port 2 peripheral function mapping register 4 | PMCR24       | 8       | H'FF0047 | PMC      | 8        | 2      |
| Port 3 peripheral function mapping register 1 | PMCR31       | 8       | H'FF0048 | PMC      | 8        | 2      |
| Port 3 peripheral function mapping register 2 | PMCR32       | 8       | H'FF0049 | PMC      | 8        | 2      |
| Port 3 peripheral function mapping register 3 | PMCR33       | 8       | H'FF004A | PMC      | 8        | 2      |
| Port 3 peripheral function mapping register 4 | PMCR34       | 8       | H'FF004B | PMC      | 8        | 2      |
| Port 5 peripheral function mapping register 1 | PMCR51       | 8       | H'FF0050 | PMC      | 8        | 2      |
| Port 5 peripheral function mapping register 2 | PMCR52       | 8       | H'FF0051 | PMC      | 8        | 2      |



|   |              | Number  |          |           | Data Bus |        |
|---|--------------|---------|----------|-----------|----------|--------|
| Register Name   | Abbreviation | of Bits | Address  | Module    | Width    | States |
| Port 5 peripheral function mapping register 3               | PMCR53       | 8       | H'FF0052 | PMC       | 8        | 2      |
| Port 5 peripheral function mapping register 4               | PMCR54       | 8       | H'FF0053 | PMC       | 8        | 2      |
| Port 6 peripheral function mapping register 1               | PMCR61       | 8       | H'FF0054 | PMC       | 8        | 2      |
| Port 6 peripheral function mapping register 2               | PMCR62       | 8       | H'FF0055 | PMC       | 8        | 2      |
| Port 6 peripheral function mapping register 3               | PMCR63       | 8       | H'FF0056 | PMC       | 8        | 2      |
| Port 6 peripheral function mapping register 4               | PMCR64       | 8       | H'FF0057 | PMC       | 8        | 2      |
| Port 8 peripheral function mapping register 3               | PMCR83       | 8       | H'FF005E | PMC       | 8        | 2      |
| Port 8 peripheral function mapping register 4               | PMCR84       | 8       | H'FF005F | PMC       | 8        | 2      |
| Port 9 peripheral function mapping register 1* <sup>1</sup> | PMCR91       | 8       | H'FF0060 | PMC       | 8        | 2      |
| Port 9 peripheral function mapping register 2*1             | PMCR92       | 8       | H'FF0061 | PMC       | 8        | 2      |
| Port 9 peripheral function mapping register 3 <sup>*1</sup> | PMCR93       | 8       | H'FF0062 | PMC       | 8        | 2      |
| Port 9 peripheral function mapping register 4* <sup>1</sup> | PMCR94       | 8       | H'FF0063 | PMC       | 8        | 2      |
| Peripheral function mapping register write-protect register | PMCWPR       | 8       | H'FF0065 | PMC       | 8        | 2      |
| Port A peripheral function mapping register 3               | PMCRA3       | 8       | H'FF0066 | PMC       | 8        | 2      |
| Port A peripheral function mapping register 4               | PMCRA4       | 8       | H'FF0067 | PMC       | 8        | 2      |
| LIN control register  | LINCR        | 8       | H'FF0518 | HW-LIN    | 8        | 2      |
| LIN status register   | LINST        | 8       | H'FF0519 | HW-LIN    | 8        | 2      |
| Interrupt control register                                  | INTCR        | 8       | H'FF0520 | Interrupt | 8        | 2      |
| IRQ enable register   | IER          | 8       | H'FF0521 | Interrupt | 8        | 2      |
| IRQ sense control register H                                | ISCRH        | 8       | H'FF0522 | Interrupt | 8        | 2      |

|  |              | Number |          |           | Data Bus |        |
|--|--------------|--------|----------|-----------|----------|--------|
| Register Name                                | Abbreviation |        | Address  | Module    | Width    | States |
| IRQ sense control register L                 | ISCRL        | 8      | H'FF0523 | Interrupt | 8        | 2      |
| IRQ status register                          | ISR          | 8      | H'FF0524 | Interrupt | 8        | 2      |
| IRQ noise canceler control register          | INCCR        | 8      | H'FF0525 | Interrupt | 8        | 2      |
| Interrupt vector offset register             | VOFR         | 16     | H'FF0526 | Interrupt | 8        | 2      |
| Event link interrupt control status register | ELCSR        | 8      | H'FF0528 | Interrupt | 8        | 2      |
| Interrupt priority register A                | IPRA         | 8      | H'FF0529 | Interrupt | 8        | 2      |
| Interrupt priority register B                | IPRB         | 8      | H'FF052A | Interrupt | 8        | 2      |
| Interrupt priority register C                | IPRC         | 8      | H'FF052B | Interrupt | 8        | 2      |
| Interrupt priority register D                | IPRD         | 8      | H'FF052C | Interrupt | 8        | 2      |
| Interrupt priority register E                | IPRE         | 8      | H'FF052D | Interrupt | 8        | 2      |
| Interrupt priority register F*1              | IPRF         | 8      | H'FF052E | Interrupt | 8        | 2      |
| Interrupt priority register G                | IPRG         | 8      | H'FF052F | Interrupt | 8        | 2      |
| Interrupt priority register H                | IPRH         | 8      | H'FF0530 | Interrupt | 8        | 2      |
| Interrupt priority register I                | IPRI         | 8      | H'FF0531 | Interrupt | 8        | 2      |
| DTC enable register A                        | DTCERA       | 8      | H'FF0534 | DTC       | 8        | 2      |
| DTC enable register B                        | DTCERB       | 8      | H'FF0535 | DTC       | 8        | 2      |
| DTC enable register C                        | DTCERC       | 8      | H'FF0536 | DTC       | 8        | 2      |
| DTC enable register D                        | DTCERD       | 8      | H'FF0537 | DTC       | 8        | 2      |
| DTC enable register E                        | DTCERE       | 8      | H'FF0538 | DTC       | 8        | 2      |
| DTC enable register F*1                      | DTCERF       | 8      | H'FF0539 | DTC       | 8        | 2      |
| DTC enable register G                        | DTCERG       | 8      | H'FF053A | DTC       | 8        | 2      |
| DTC enable register H                        | DTCERH       | 8      | H'FF053B | DTC       | 8        | 2      |
| DTC vector register                          | DTVECR       | 8      | H'FF053D | DTC       | 8        | 2      |
| Serial mode register                         | SMR          | 8      | H'FF0550 | SCI       | 8        | 3      |
| Bit rate register                            | BRR          | 8      | H'FF0551 | SCI       | 8        | 3      |
| Serial control register 3                    | SCR3         | 8      | H'FF0552 | SCI       | 8        | 3      |
| Transmit data register                       | TDR          | 8      | H'FF0553 | SCI       | 8        | 3      |
| Transmit shift register                      | SSR          | 8      | H'FF0554 | SCI       | 8        | 3      |
| Receive data register                        | RDR          | 8      | H'FF0555 | SCI       | 8        | 3      |
| Sampling mode register                       | SPMR         | 8      | H'FF0556 | SCI       | 8        | 3      |



|  |              | Number  |          |                        | Data Bus         | Number of<br>Access |
|--|--------------|---------|----------|------------------------|------------------|---------------------|
| Register Name                                      | Abbreviation | of Bits | Address  | Module                 | Width            | States              |
| Serial mode register_2                             | SMR_2        | 8       | H'FF0558 | SCI_2                  | 8                | 3                   |
| Bit rate register_2                                | BRR_2        | 8       | H'FF0559 | SCI_2                  | 8                | 3                   |
| Serial control register 3_2                        | SCR3_2       | 8       | H'FF055A | SCI_2                  | 8                | 3                   |
| Transmit data register_2                           | TDR_2        | 8       | H'FF055B | SCI_2                  | 8                | 3                   |
| Transmit shift register_2                          | SSR_2        | 8       | H'FF055C | SCI_2                  | 8                | 3                   |
| Receive data register_2                            | RDR_2        | 8       | H'FF055D | SCI_2                  | 8                | 3                   |
| Sampling mode register_2                           | SPMR_2       | 8       | H'FF055E | SCI_2                  | 8                | 3                   |
| Serial mode register_3                             | SMR_3        | 8       | H'FF0560 | SCI_3                  | 8                | 3                   |
| Bit rate register_3                                | BRR_3        | 8       | H'FF0561 | SCI_3                  | 8                | 3                   |
| Serial control register 3_3                        | SCR3_3       | 8       | H'FF0562 | SCI_3                  | 8                | 3                   |
| Transmit data register_3                           | TDR_3        | 8       | H'FF0563 | SCI_3                  | 8                | 3                   |
| Transmit shift register_3                          | SSR_3        | 8       | H'FF0564 | SCI_3                  | 8                | 3                   |
| Receive data register_3                            | RDR_3        | 8       | H'FF0565 | SCI_3                  | 8                | 3                   |
| Sampling mode register_3                           | SPMR_3       | 8       | H'FF0566 | SCI_3                  | 8                | 3                   |
| Timer RD counter_2*1                               | TRDCNT_2     | 16      | H'FF0570 | Timer RD               | 16* <sup>2</sup> | 2                   |
| General register A_2*1                             | GRA_2        | 16      | H'FF0572 | (unit 1,               | 16* <sup>2</sup> | 2                   |
| General register B_2*1                             | GRB_2        | 16      | H'FF0574 | – channel 2)           | 16* <sup>2</sup> | 2                   |
| General register C_2*1                             | GRC_2        | 16      | H'FF0576 | -                      | 16* <sup>2</sup> | 2                   |
| General register D_2*1                             | GRD_2        | 16      | H'FF0578 | _                      | 16* <sup>2</sup> | 2                   |
| Timer RD counter_3*1                               | TRDCNT_3     | 16      | H'FF057A | Timer RD               | 16* <sup>2</sup> | 2                   |
| General register A_3*1                             | GRA_3        | 16      | H'FF057C | (unit 1,               | 16* <sup>2</sup> | 2                   |
| General register B_3*1                             | GRB_3        | 16      | H'FF057E | _ channel 3)           | 16* <sup>2</sup> | 2                   |
| General register C_3*1                             | GRC_3        | 16      | H'FF0580 | _                      | 16* <sup>2</sup> | 2                   |
| General register D_3*1                             | GRD_3        | 16      | H'FF0582 | _                      | 16* <sup>2</sup> | 2                   |
| Timer RD control register_2*1                      | TRDCR_2      | 8       | H'FF0584 | Timer RD               | 8                | 2                   |
| Timer RD I/O control register<br>A_2* <sup>1</sup> | TRDIORA_2    | 8       | H'FF0585 | (unit 1,<br>channel 2) | 8                | 2                   |
| Timer RD I/O control register<br>C_2* <sup>1</sup> | TDRIORC_2    | 8       | H'FF0586 | _                      | 8                | 2                   |
| Timer RD status register_2*1                       | TRDSR_2      | 8       | H'FF0587 | _                      | 8                | 2                   |
| Timer RD interrupt enable register_2*1             | TRDIER_2     | 8       | H'FF0588 | _                      | 8                | 2                   |

RENESAS

| Register Name  | Abbreviation   | Number<br>of Bits | Address  | Module                   | Data Bus<br>Width | Number of<br>Access<br>States |
|--|----------------|-------------------|----------|--------------------------|-------------------|-------------------------------|
| PWM mode output level control register_2*1                                 | POCR_2         | 8                 | H'FF0589 | Timer RD<br>(unit 1,     | 8                 | 2                             |
| Timer RD digital filtering function select register_2* <sup>1</sup>        | TRDDF_2        | 8                 | H'FF058A | channel 2)               | 8                 | 2                             |
| Timer RD control register_3*1  | TRDCR_3        | 8                 | H'FF058B | Timer RD                 | 8                 | 2                             |
| Timer RD I/O control register A_3* <sup>1</sup>                            | TRDIORA_3      | 8                 | H'FF058C | (unit 1,<br>channel 3)   | 8                 | 2                             |
| Timer RD I/O control register<br>C_3* <sup>1</sup>                         | TDRIORC_3      | 8                 | H'FF058D | _                        | 8                 | 2                             |
| Timer RD status register_3*1   | TRDSR_3        | 8                 | H'FF058E | -                        | 8                 | 2                             |
| Timer RD interrupt enable register_3* <sup>1</sup>                         | TRDIER_3       | 8                 | H'FF058F | _                        | 8                 | 2                             |
| PWM mode output level control register_3* <sup>1</sup>                     | POCR_3         | 8                 | H'FF0590 | _                        | 8                 | 2                             |
| Timer RD digital filtering function select register_3* <sup>1</sup>        | TRDDF_3        | 8                 | H'FF0591 |                          | 8                 | 2                             |
| Timer RD status register_23*1  | TRDSTR_23      | 8                 | H'FF0592 | Timer RD                 | 8                 | 2                             |
| Timer RD mode register_23*1  | TRDMDR_23      | 8                 | H'FF0593 | (unit 1,<br>_ channels 2 | 8                 | 2                             |
| Timer RD PWM mode register_23* <sup>1</sup>                                | TRDPMR_23      | 8                 | H'FF0594 | and 3 in<br>common)      | 8                 | 2                             |
| Timer RD function control register_23* <sup>1</sup>                        | TRDFCR_23      | 8                 | H'FF0595 | _                        | 8                 | 2                             |
| Timer RD output master enable register 1_23*1                              | TRDOER1_23     | 8                 | H'FF0596 | -                        | 8                 | 2                             |
| Timer RD output master enable register 2_23*1                              | TRDOER2_23     | 8                 | H'FF0597 | _                        | 8                 | 2                             |
| Timer RD output control register_23*1                                      | TRDOCR_23      | 8                 | H'FF0598 | -                        | 8                 | 2                             |
| Timer RD A/D conversion start<br>trigger control register_23* <sup>1</sup> | TRDADCR_2<br>3 | 8                 | H'FF0599 |                          | 8                 | 2                             |
| I <sup>2</sup> C bus control register 1                                    | ICCR1          | 8                 | H'FF05C8 | IIC2/SSU                 | 8                 | 2                             |
| SS control register H  | SSCRH          | -                 |          |                          | 8                 | 2                             |
| I <sup>2</sup> C bus control register 2                                    | ICCR2          | 8                 | H'FF05C9 | IIC2/SSU                 | 8                 | 2                             |
| SS control register L  | SSCRL          |                   |          |                          | 8                 | 2                             |



| Register Name                                  | Abbreviation | Number<br>of Bits | Address  | Module                       | Data Bus<br>Width | Number of<br>Access<br>States |
|--|--------------|-------------------|----------|------------------------------|-------------------|-------------------------------|
| I <sup>2</sup> C bus mode register             | ICMR         | 8                 | H'FF05CA | IIC2/SSU                     | 8                 | 2                             |
| SS mode register                               | SSMR         | _                 |          |                              | 8                 | 2                             |
| I <sup>2</sup> C bus interrupt enable register | ICIER        | 8                 | H'FF05CB | IIC2/SSU                     | 8                 | 2                             |
| SS enable register                             | SSER         | _                 |          |                              | 8                 | 2                             |
| I <sup>2</sup> C bus status register           | ICSR         | 8                 | H'FF05CC | IIC2/SSU                     | 8                 | 2                             |
| SS status register                             | SSSR         | -                 |          |                              | 8                 | 2                             |
| Slave address register                         | SAR          | 8                 | H'FF05CD | IIC2/SSU                     | 8                 | 2                             |
| SS mode register 2                             | SSMR2        | _                 |          |                              | 8                 | 2                             |
| I <sup>2</sup> C bus transmit data register    | ICDRT        | 8                 | H'FF05CE | IIC2/SSU                     | 8                 | 2                             |
| SS transmit data register                      | SSTDR        | _                 |          |                              | 8                 | 2                             |
| I <sup>2</sup> C bus receive data register     | ICDRR        | 8                 | H'FF05CF | IIC2/SSU                     | 8                 | 2                             |
| SS receive data register                       | SSRDR        | -                 |          |                              | 8                 | 2                             |
| D/A data register 0                            | DADR0        | 8                 | H'FF05D4 | D/A<br>converter             | 8                 | 2                             |
| D/A data register 1                            | DADR1        | 8                 | H'FF05D5 | D/A<br>converter             | 8                 | 2                             |
| D/A control register                           | DACR         | 8                 | H'FF05D6 | D/A<br>converter             | 8                 | 2                             |
| IrDA control register                          | IrCR         | 8                 | H'FF05DE | SCI3_2                       | 8                 | 2                             |
| A/D data register 0                            | ADDR0        | 16                | H'FF05E0 | A/D<br>converter<br>(unit 1) | 16                | 2                             |
| Compare data register                          | CMPR         | 8                 | H'FF05E0 | A/D<br>converter<br>(unit 1) | 16* <sup>3</sup>  | 2                             |
| A/D data register 1                            | ADDR1        | 16                | H'FF05E2 | A/D<br>converter<br>(unit 1) | 16                | 2                             |
| Compare control status register                | CMPCSR       | 8                 | H'FF05E2 | A/D<br>converter<br>(unit 1) | 16* <sup>3</sup>  | 2                             |
| A/D data register 2                            | ADDR2        | 16                | H'FF05E4 | A/D<br>converter<br>(unit 1) | 16                | 2                             |

| Register Name               | Abbreviation | Number<br>of Bits | Address  | Module                       | Data Bus<br>Width | Number of<br>Access<br>States |
|-----------------------------|--------------|-------------------|----------|------------------------------|-------------------|-------------------------------|
| Compare voltage register H  | CMPVALH      | 8                 | H'FF05E4 | A/D<br>converter<br>(unit 1) | 16* <sup>3</sup>  | 2                             |
| A/D data register 3         | ADDR3        | 16                | H'FF05E6 | A/D<br>converter<br>(unit 1) | 16                | 2                             |
| Compare voltage register L  | CMPVALL      | 8                 | H'FF05E6 | A/D<br>converter<br>(unit 1) | 16* <sup>3</sup>  | 2                             |
| A/D data register 4         | ADDR4        | 16                | H'FF05E8 | A/D<br>converter<br>(unit 1) | 16                | 2                             |
| A/D data register 5         | ADDR5        | 16                | H'FF05EA | A/D<br>converter<br>(unit 1) | 16                | 2                             |
| A/D data register 6         | ADDR6        | 16                | H'FF05EC | A/D<br>converter<br>(unit 1) | 16                | 2                             |
| A/D data register 7         | ADDR7        | 16                | H'FF05EE | A/D<br>converter<br>(unit 1) | 16                | 2                             |
| A/D control/status register | ADCSR        | 8                 | H'FF05F0 | A/D<br>converter<br>(unit 1) | 8                 | 2                             |
| A/D control register        | ADCR         | 8                 | H'FF05F1 | A/D<br>converter<br>(unit 1) | 8                 | 2                             |
| A/D mode register           | ADMR         | 8                 | H'FF05F4 | A/D<br>converter<br>(unit 1) | 8                 | 2                             |
| A/D data register 0_2*4     | ADDR0_2      | 16                | H'FF0600 | A/D<br>converter<br>(unit 2) | 16                | 2                             |
| Compare data register_2*4   | CMPR_2       | 8                 | H'FF0600 | A/D<br>converter<br>(unit 2) | 16* <sup>3</sup>  | 2                             |
| A/D data register 1_2*4     | ADDR1_2      | 16                | H'FF0602 | A/D<br>converter<br>(unit 2) | 16                | 2                             |



| Register Name   | Abbreviation | Number<br>of Bits | Address  | Module                       | Data Bus<br>Width | Number of<br>Access<br>States |
|---|--------------|-------------------|----------|------------------------------|-------------------|-------------------------------|
| Compare control status register_2* <sup>4</sup>       | CMPCSR_2     | 8                 | H'FF0602 | A/D<br>converter<br>(unit 2) | 16* <sup>3</sup>  | 2                             |
| A/D data register 2_2∗⁴                               | ADDR2_2      | 16                | H'FF0604 | A/D<br>converter<br>(unit 2) | 16                | 2                             |
| Compare voltage register H_2*4                        | CMPVALH_2    | 8                 | H'FF0604 | A/D<br>converter<br>(unit 2) | 16* <sup>3</sup>  | 2                             |
| A/D data register 3_2*4                               | ADDR3_2      | 16                | H'FF0606 | A/D<br>converter<br>(unit 2) | 16                | 2                             |
| Compare voltage register L_2*4                        | CMPVALL_2    | 8                 | H'FF0606 | A/D<br>converter<br>(unit 2) | 16* <sup>3</sup>  | 2                             |
| A/D control/status register_2*4                       | ADCSR_2      | 8                 | H'FF0610 | A/D<br>converter<br>(unit 2) | 8                 | 2                             |
| A/D control register_2*4                              | ADCR_2       | 8                 | H'FF0611 | A/D<br>converter<br>(unit 2) | 8                 | 2                             |
| A/D mode register_2*4                                 | ADMR_2       | 8                 | H'FF0614 | A/D<br>converter<br>(unit 2) | 8                 | 2                             |
| Reset source flag register                            | RSTFR        | 8                 | H'FF0620 | Exception handling           | 8                 | 2                             |
| Low-voltage detection circuit 2<br>control register H | LD2CRH       | 8                 | H'FF0622 | Low-<br>voltage-             | 8                 | 2                             |
| Low-voltage detection circuit 2 control register L    | LD2CRL       | 8                 | H'FF0623 | detection circuit            | 8                 | 2                             |
| Low-voltage detection circuit 1<br>control register H | LD1CRH       | 8                 | H'FF0624 | _                            | 8                 | 2                             |
| Low-voltage detection circuit 1<br>control register L | LD1CRL       | 8                 | H'FF0625 | _                            | 8                 | 2                             |
| Low-voltage detection circuit 0<br>control register H | LD0CRH       | 8                 | H'FF0626 | _                            | 8                 | 2                             |
| Low-voltage detection circuit 0<br>control register L | LD0CRL       | 8                 | H'FF0627 |                              | 8                 | 2                             |

| Register Name  | Abbreviation | Number<br>of Bits | Address  | Module                                   | Data Bus<br>Width | Number of<br>Access<br>States |
|--|--------------|-------------------|----------|--|-------------------|-------------------------------|
| Low-voltage detection circuit control protect register | VDCPR        | 8                 | H'FF0628 | Low-<br>voltage-<br>detection<br>circuit | 8                 | 2                             |
| High-speed OCO control register                        | HOCR         | 8                 | H'FF062A | Clock                                    | 8                 | 2                             |
| High-speed OCO trimming data protect register          | HOTRMDPR     | 8                 | H'FF062B | oscillator                               | 8                 | 2                             |
| High-speed OCO trimming data register 1                | HOTRMDR1     | 8                 | H'FF062C | _  | 16* <sup>3</sup>  | 2                             |
| High-speed OCO trimming data register 2                | HOTRMDR2     | 8                 | H'FF062D |  | 16* <sup>3</sup>  | 2                             |
| High-speed OCO trimming data register 3                | HOTRMDR3     | 8                 | H'FF062E | _  | 16* <sup>3</sup>  | 2                             |
| High-speed OCO trimming data register 4                | HOTRMDR4     | 8                 | H'FF062F | _  | 16* <sup>3</sup>  | 2                             |
| Timer RG counter                                       | TRGCNT       | 16                | H'FF0640 | Timer RG                                 | 16* <sup>2</sup>  | 2                             |
| General register A                                     | GRA          | 16                | H'FF0642 | Timer RG                                 | 16* <sup>2</sup>  | 2                             |
| General register B                                     | GRB          | 16                | H'FF0644 | Timer RG                                 | 16* <sup>2</sup>  | 2                             |
| Timer RG mode register                                 | TRGMDR       | 8                 | H'FF0646 | Timer RG                                 | 8                 | 2                             |
| Timer RG counter control register                      | TRGCNTCR     | 8                 | H'FF0647 | Timer RG                                 | 8                 | 2                             |
| Timer RG control register                              | TRGCR        | 8                 | H'FF0648 | Timer RG                                 | 8                 | 2                             |
| Timer RG I/O control register                          | TRGIOR       | 8                 | H'FF0649 | Timer RG                                 | 8                 | 2                             |
| Timer RG status register                               | TRGSR        | 8                 | H'FF064A | Timer RG                                 | 8                 | 2                             |
| Timer RG interrupt enable register                     | TRGIER       | 8                 | H'FF064B | Timer RG                                 | 8                 | 2                             |
| GRA buffer register                                    | BRA          | 16                | H'FF064C | Timer RG                                 | 16* <sup>2</sup>  | 2                             |
| GRB buffer register                                    | BRB          | 16                | H'FF064E | Timer RG                                 | 16* <sup>2</sup>  | 2                             |
| Flash memory control register 1                        | FLMCR1       | 8                 | H'FF0660 | FLASH                                    | 8                 | 2                             |
| Flash memory control register 2                        | FLMCR2       | 8                 | H'FF0661 | FLASH                                    | 8                 | 2                             |
| Flash memory data flash protect register               | DFPR         | 8                 | H'FF0662 | FLASH                                    | 8                 | 2                             |
| Flash memory status register                           | FLMSTR       | 8                 | H'FF0663 | FLASH                                    | 8                 | 2                             |
| Event link setting register 0                          | ELSR0        | 8                 | H'FF0680 | ELC                                      | 8                 | 2                             |
| Event link setting register 1                          | ELSR1        | 8                 | H'FF0681 | ELC                                      | 8                 | 2                             |
| Event link setting register 2*5                        | ELSR2        | 8                 | H'FF0682 | ELC                                      | 8                 | 2                             |



Rev. 1.00 Oct. 03, 2008 Page 893 of 962 REJ09B0465-0100

|                                      |              | Number |          |        | Data Bus | Number of<br>Access |
|--------------------------------------|--------------|--------|----------|--------|----------|---------------------|
| Register Name                        | Abbreviation |        | Address  | Module | Width    | States              |
| Event link setting register 3        | ELSR3        | 8      | H'FF0683 | ELC    | 8        | 2                   |
| Event link setting register 4        | ELSR4        | 8      | H'FF0684 | ELC    | 8        | 2                   |
| Event link setting register 8        | ELSR8        | 8      | H'FF0688 | ELC    | 8        | 2                   |
| Event link setting register 10       | ELSR10       | 8      | H'FF068A | ELC    | 8        | 2                   |
| Event link setting register 11*6     | ELSR11       | 8      | H'FF068B | ELC    | 8        | 2                   |
| Event link setting register 12       | ELSR12       | 8      | H'FF068C | ELC    | 8        | 2                   |
| Event link setting register 14       | ELSR14       | 8      | H'FF068E | ELC    | 8        | 2                   |
| Event link setting register 15       | ELSR15       | 8      | H'FF068F | ELC    | 8        | 2                   |
| Event link setting register 18       | ELSR18       | 8      | H'FF0692 | ELC    | 8        | 2                   |
| Event link setting register 19       | ELSR19       | 8      | H'FF0693 | ELC    | 8        | 2                   |
| Event link setting register 21       | ELSR21       | 8      | H'FF0695 | ELC    | 8        | 2                   |
| Event link setting register 22       | ELSR22       | 8      | H'FF0696 | ELC    | 8        | 2                   |
| Event link setting register 23       | ELSR23       | 8      | H'FF0697 | ELC    | 8        | 2                   |
| Event link setting register 24       | ELSR24       | 8      | H'FF0698 | ELC    | 8        | 2                   |
| Event link setting register 29       | ELSR29       | 8      | H'FF069D | ELC    | 8        | 2                   |
| Event link setting register 30       | ELSR30       | 8      | H'FF069E | ELC    | 8        | 2                   |
| Event link setting register 31       | ELSR31       | 8      | H'FF069F | ELC    | 8        | 2                   |
| Event link setting register 32       | ELSR32       | 8      | H'FF06A0 | ELC    | 8        | 2                   |
| Port-group setting register 1        | PGR1         | 8      | H'FF06A2 | ELC    | 8        | 2                   |
| Port-group setting register 2        | PGR2         | 8      | H'FF06A3 | ELC    | 8        | 2                   |
| Port-group control register 1        | PGC1         | 8      | H'FF06A6 | ELC    | 8        | 2                   |
| Port-group control register 2        | PGC2         | 8      | H'FF06A7 | ELC    | 8        | 2                   |
| Port buffer register 1               | PDBF1        | 8      | H'FF06AA | ELC    | 8        | 2                   |
| Port buffer register 2               | PDBF2        | 8      | H'FF06AB | ELC    | 8        | 2                   |
| Event link port setting register 0   | PEL0         | 8      | H'FF06AD | ELC    | 8        | 2                   |
| Event link port setting register 1   | PEL1         | 8      | H'FF06AE | ELC    | 8        | 2                   |
| Event link port setting register 2   | PEL2         | 8      | H'FF06AF | ELC    | 8        | 2                   |
| Event link port setting register 3   | PEL3         | 8      | H'FF06B0 | ELC    | 8        | 2                   |
| Event link option setting register A | ELOPA        | 8      | H'FF06B5 | ELC    | 8        | 2                   |
| Event link option setting register B | ELOPB        | 8      | H'FF06B6 | ELC    | 8        | 2                   |
| Event link option setting register C | ELOPC        | 8      | H'FF06B7 | ELC    | 8        | 2                   |
|                                      |              |        |          |        |          |                     |

| Register Name                                      | Abbreviation | Number<br>of Bits | Address  | Module              | Data Bus<br>Width | Number of<br>Access<br>States |
|--|--------------|-------------------|----------|---------------------|-------------------|-------------------------------|
| Event-generation timer control register            | ELTMCR       | 8                 | H'FF06B8 | ELC                 | 8                 | 2                             |
| Event-generation timer interval setting register A | ELTMSA       | 8                 | H'FF06B9 | ELC                 | 8                 | 2                             |
| Event-generation timer interval setting register B | ELTMSB       | 8                 | H'FF06BA | ELC                 | 8                 | 2                             |
| Even-generation delay time selection register      | ELTMDR       | 8                 | H'FF06BB | ELC                 | 8                 | 2                             |
| Event link control register                        | ELCR         | 8                 | H'FF06BC | ELC                 | 8                 | 2                             |
| ELC timer counter                                  | ELTMCNT      | 16                | H'FF06C0 | ELC                 | 16* <sup>2</sup>  | 2                             |
| System clock control register                      | SYSCCR       | 8                 | H'FF06D0 | SYSTEM              | 16* <sup>7</sup>  | 2                             |
| Power-down control register 1                      | LPCR1        | 8                 | H'FF06D1 | SYSTEM              | 16* <sup>7</sup>  | 2                             |
| Power-down control register 2                      | LPCR2        | 8                 | H'FF06D2 | SYSTEM              | 16* <sup>7</sup>  | 2                             |
| Power-down control register 3                      | LPCR3        | 8                 | H'FF06D3 | SYSTEM              | 16* <sup>7</sup>  | 2                             |
| Backup control register                            | BAKCR        | 8                 | H'FF06D4 | SYSTEM              | 16* <sup>7</sup>  | 2                             |
| OSC oscillation settling control status register   | OSCCSR       | 8                 | H'FF06D5 | Clock<br>oscillator | 16* <sup>7</sup>  | 2                             |
| Reset control register                             | RSTCR        | 8                 | H'FF06DA | Exception handling  | 16* <sup>7</sup>  | 2                             |
| Timer RA control register                          | TRACR        | 8                 | H'FF06F0 | Timer RA            | 8                 | 2                             |
| Timer RA I/O control register                      | TRAIOC       | 8                 | H'FF06F1 | Timer RA            | 8                 | 2                             |
| Timer RA mode register                             | TRAMR        | 8                 | H'FF06F2 | Timer RA            | 8                 | 2                             |
| Timer RA prescaler register                        | TRAPRE       | 8                 | H'FF06F3 | Timer RA            | 8                 | 2                             |
| Timer RA timer register                            | TRATR        | 8                 | H'FF06F4 | Timer RA            | 8                 | 2                             |
| Timer RA interrupt request status register         | TRAIR        | 8                 | H'FF06F5 | Timer RA            | 8                 | 2                             |
| Timer RC counter <sup>∗⁵</sup>                     | TRCCNT       | 16                | H'FFFF80 | Timer RC            | 16* <sup>2</sup>  | 2                             |
| General register A*5                               | GRA          | 16                | H'FFFF82 | Timer RC            | 16* <sup>2</sup>  | 2                             |
| General register B*5                               | GAB          | 16                | H'FFFF84 | Timer RC            | 16* <sup>2</sup>  | 2                             |
| General register C*5                               | GRC          | 16                | H'FFFF86 | Timer RC            | 16* <sup>2</sup>  | 2                             |
| General register D*5                               | GRD          | 16                | H'FFFF88 | Timer RC            | 16* <sup>2</sup>  | 2                             |
| Timer RC mode register <sup>∗⁵</sup>               | TRCMR        | 8                 | H'FFFF8A | Timer RC            | 8                 | 2                             |
| Timer RC control register 1*5                      | TRCCR1       | 8                 | H'FFFF8B | Timer RC            | 8                 | 2                             |



| Periotor Namo  | Abbreviation | Number<br>of Bits | Address  | Module   | Data Bus<br>Width | Number of<br>Access<br>States |
|--|--------------|-------------------|----------|----------|-------------------|-------------------------------|
| Register Name           Timer RC interrupt enable           register*5 | TRCIER       | 8                 | H'FFFF8C | Timer RC | 8                 | 2                             |
| Timer RC status register*5   | TRCSR        | 8                 | H'FFFF8D | Timer RC | 8                 | 2                             |
| Timer RC I/O control register 0*⁵                                      | TRCIOR0      | 8                 | H'FFFF8E | Timer RC | 8                 | 2                             |
| Timer RC I/O control register 1*5                                      | TRCIOR1      | 8                 | H'FFFF8F | Timer RC | 8                 | 2                             |
| Timer RC control register 2*5  | TRCCR2       | 8                 | H'FFFF90 | Timer RC | 8                 | 2                             |
| Timer RC digital filtering function select register* <sup>5</sup>      | TRCDF        | 8                 | H'FFFF91 | Timer RC | 8                 | 2                             |
| Timer RC output enable register*5                                      | TRCOER       | 8                 | H'FFFF92 | Timer RC | 8                 | 2                             |
| Timer RC A/D conversion start trigger control register*5               | TRCADCR      | 8                 | H'FFFF93 | Timer RC | 8                 | 2                             |
| Timer counter WD   | TCWD         | 8                 | H'FFFF98 | WDT      | 8                 | 2                             |
| Timer mode register WD   | TMWD         | 8                 | H'FFFF99 | WDT      | 8                 | 2                             |
| Timer control/status register WD                                       | TCSRWD       | 8                 | H'FFFF9A | WDT      | 8                 | 2                             |
| Timer interrupt control/status register WD                             | TICRWD       | 8                 | H'FFFF9B | WDT      | 8                 | 2                             |
| Timer interrupt flag register WD                                       | TIFRWD       | 8                 | H'FFFF9C | WDT      | 8                 | 2                             |
| Timer RB control register  | TRBCR        | 8                 | H'FFFFA0 | Timer RB | 8                 | 2                             |
| Timer RB one-shot control register                                     | TRBOCR       | 8                 | H'FFFFA1 | Timer RB | 8                 | 2                             |
| Timer RB I/O control register  | TRBIOC       | 8                 | H'FFFFA2 | Timer RB | 8                 | 2                             |
| Timer RB mode register   | TRBMR        | 8                 | H'FFFFA3 | Timer RB | 8                 | 2                             |
| Timer prescaler register   | TRBPRE       | 8                 | H'FFFFA4 | Timer RB | 8                 | 2                             |
| Timer RB secondary register  | TRBSC        | 8                 | H'FFFFA5 | Timer RB | 8                 | 2                             |
| Timer RB primary register  | TRBPR        | 8                 | H'FFFFA6 | Timer RB | 8                 | 2                             |
| Timer RB interrupt request status register                             | TRBIR        | 8                 | H'FFFFA7 | Timer RB | 8                 | 2                             |
| Timer RE second data register  | TRESEC       | 8                 | H'FFFFA8 | Timer RE | 8                 | 2                             |
| Timer RE minute data register  | TREMIN       | 8                 | H'FFFFA9 | Timer RE | 8                 | 2                             |
| Timer RE hour data register  | TREHR        | 8                 | H'FFFFAA | Timer RE | 8                 | 2                             |
| Timer RE day-of-week data register                                     | TREWK        | 8                 | H'FFFFAB | Timer RE | 8                 | 2                             |
| Timer RE control register 1  | TRECR1       | 8                 | H'FFFFAC | Timer RE | 8                 | 2                             |
| Timer RE control register 2  | TRECR2       | 8                 | H'FFFFAD | Timer RE | 8                 | 2                             |



| Register Name   | Abbreviation | Number<br>of Bits | Address  | Module                | Data Bus<br>Width | Number of<br>Access<br>States |
|---|--------------|-------------------|----------|-----------------------|-------------------|-------------------------------|
| Timer RE interrupt flag register                      | TREIFR       | 8                 | H'FFFFAE | Timer RE              | 8                 | 2                             |
| Time RE clock source register                         | TRECSR       | 8                 | H'FFFFAF | Timer RE              | 8                 | 2                             |
| Timer RD counter_0                                    | TRDCNT 0     | 16                | H'FFFFB0 | Timer RD              | 16* <sup>2</sup>  | 2                             |
| General register A_0                                  | GRA_0        | 16                | H'FFFFB2 | unit 0                | 16* <sup>2</sup>  | 2                             |
| General register B_0                                  | GRB 0        | 16                | H'FFFFB4 | (channel 0)           | 16* <sup>2</sup>  | 2                             |
| General register C_0                                  | GRC_0        | 16                | H'FFFFB6 | _                     | 16* <sup>2</sup>  | 2                             |
| General register D_0                                  | GRD 0        | 16                | H'FFFFB8 | _                     | 16* <sup>2</sup>  | 2                             |
| Timer RD counter_1                                    | TRDCNT_1     | 16                | H'FFFFBA | Timer RD              | 16* <sup>2</sup>  | 2                             |
| General register A_1                                  | GRA 1        | 16                | H'FFFFBC | unit 0                | 16* <sup>2</sup>  | 2                             |
| General register B_1                                  | GRB_1        | 16                | H'FFFFBE | (channel 1)           | 16* <sup>2</sup>  | 2                             |
| General register C 1                                  | GRC 1        | 16                | H'FFFFC0 | _                     | 16* <sup>2</sup>  | 2                             |
| General register D_1                                  | GRD_1        | 16                | H'FFFFC2 | _                     | 16* <sup>2</sup>  | 2                             |
| Timer RD control register_0                           | TRDCR_0      | 8                 | H'FFFFC4 | Timer RD              | 8                 | 2                             |
| Timer RD I/O control register A_0                     | TRDIORA_0    | 8                 | H'FFFFC5 | unit 0                | 8                 | 2                             |
| Timer RD I/O control register C_0                     | TDRIORC_0    | 8                 | H'FFFFC6 | - (channel 0)         | 8                 | 2                             |
| Timer RD status register_0                            | TRDSR_0      | 8                 | H'FFFFC7 | -                     | 8                 | 2                             |
| Timer RD interrupt enable register_0                  | TRDIER_0     | 8                 | H'FFFFC8 | -                     | 8                 | 2                             |
| PWM mode output level control register_0              | POCR_0       | 8                 | H'FFFFC9 | -                     | 8                 | 2                             |
| Timer RD digital filtering function select register_0 | TRDDF_0      | 8                 | H'FFFFCA | -                     | 8                 | 2                             |
| Timer RD control register_1                           | TRDCR_1      | 8                 | H'FFFFCB | Timer RD              | 8                 | 2                             |
| Timer RD I/O control register A_1                     | TRDIORA_1    | 8                 | H'FFFFCC | unit 0<br>(channel 1) | 8                 | 2                             |
| Timer RD I/O control register C_1                     | TDRIORC_1    | 8                 | H'FFFFCD |                       | 8                 | 2                             |
| Timer RD status register_1                            | TRDSR_1      | 8                 | H'FFFFCE | _                     | 8                 | 2                             |
| Timer RD interrupt enable register_1                  | TRDIER_1     | 8                 | H'FFFFCF | -                     | 8                 | 2                             |
| PWM mode output level control register_1              | POCR_1       | 8                 | H'FFFFD0 | -                     | 8                 | 2                             |
| Timer RD digital filtering function select register_1 | TRDDF_1      | 8                 | H'FFFFD1 | -                     | 8                 | 2                             |



| Register Name   | Abbreviation   | Number<br>of Bits | Address  | Module                    | Data Bus<br>Width | Number of<br>Access<br>States |
|---|----------------|-------------------|----------|---------------------------|-------------------|-------------------------------|
| Timer RD start register_01                                | TRDSTR_01      | 8                 | H'FFFFD2 | Timer RD                  | 8                 | 2                             |
| Timer RD mode register_01                                 | TRDMDR_01      | 8                 | H'FFFFD3 | unit 0                    | 8                 | 2                             |
| Timer RD PWM mode register_01                             | TRDPMR_01      | 8                 | H'FFFFD4 | - (channels 0<br>and 1 in | 8                 | 2                             |
| Timer RD function control register_01                     | TRDFCR_01      | 8                 | H'FFFFD5 | common)                   | 8                 | 2                             |
| Timer RD output master enable register 1_01               | TRDOER1_01     | 8                 | H'FFFFD6 | -                         | 8                 | 2                             |
| Time RD output master enable register 2_01                | TRDOER2_01     | 8                 | H'FFFFD7 | -                         | 8                 | 2                             |
| Timer RD output control register_01                       | TRDOCR_01      | 8                 | H'FFFFD8 | _                         | 8                 | 2                             |
| Timer RC A/D conversion start trigger control register_01 | TRDADCR_0<br>1 | 8                 | H'FFFFD9 | _                         | 8                 | 2                             |
| Module standby control register 1                         | MSTCR1         | 8                 | H'FFFFDC | SYSTEM                    | 8                 | 2                             |
| Module standby control register 2                         | MSTCR2         | 8                 | H'FFFFDD | SYSTEM                    | 8                 | 2                             |
| Module standby control register 3                         | MSTCR3         | 8                 | H'FFFFDE | SYSTEM                    | 8                 | 2                             |
| Port data register 1                                      | PDR1           | 8                 | H'FFFFE0 | I/O Port                  | 8                 | 2                             |
| Port data register 2                                      | PDR2           | 8                 | H'FFFFE1 | I/O Port                  | 8                 | 2                             |
| Port data register 3                                      | PDR3           | 8                 | H'FFFFE2 | I/O Port                  | 8                 | 2                             |
| Port data register 5                                      | PDR5           | 8                 | H'FFFFE4 | I/O Port                  | 8                 | 2                             |
| Port data register 6                                      | PDR6           | 8                 | H'FFFFE5 | I/O Port                  | 8                 | 2                             |
| Port data register 8                                      | PDR8           | 8                 | H'FFFFE7 | I/O Port                  | 8                 | 2                             |
| Port data register 9*1                                    | PDR9           | 8                 | H'FFFFE8 | I/O Port                  | 8                 | 2                             |
| Port data register A                                      | PDRA           | 8                 | H'FFFFE9 | I/O Port                  | 8                 | 2                             |
| Port data register B                                      | PDRB           | 8                 | H'FFFFEA | I/O Port                  | 8                 | 2                             |
| Port data register J                                      | PDRJ           | 8                 | H'FFFFEC | I/O Port                  | 8                 | 2                             |
| Port control register 1                                   | PCR1           | 8                 | H'FFFFF0 | I/O Port                  | 8                 | 2                             |
| Port control register 2                                   | PCR2           | 8                 | H'FFFFF1 | I/O Port                  | 8                 | 2                             |
| Port control register 3                                   | PCR3           | 8                 | H'FFFFF2 | I/O Port                  | 8                 | 2                             |
| Port control register 5                                   | PCR5           | 8                 | H'FFFFF4 | I/O Port                  | 8                 | 2                             |
| Port control register 6                                   | PCR6           | 8                 | H'FFFFF5 | I/O Port                  | 8                 | 2                             |
| Port control register 8                                   | PCR8           | 8                 | H'FFFFF7 | I/O Port                  | 8                 | 2                             |

| Register Name             | Abbreviation | Number<br>of Bits | Address  | Module   | Data Bus<br>Width | Number of<br>Access<br>States |
|---------------------------|--------------|-------------------|----------|----------|-------------------|-------------------------------|
| Port control register 9*1 | PCR9         | 8                 | H'FFFFF8 | I/O Port | 8                 | 2                             |
| Port control register A   | PCRA         | 8                 | H'FFFFF9 | I/O Port | 8                 | 2                             |
| Port control register B   | PCRB         | 8                 | H'FFFFFA | I/O Port | 8                 | 2                             |
| Port control register J   | PCRJ         | 8                 | H'FFFFFC | I/O Port | 8                 | 2                             |

Note: 1. Not provided for the H8S/20103 Group. These addresses are reserved.

2. Only 16-bit access is allowed.

3. Access in 8-bit unit.

4. Not provided for the H8S/20103 Group and H8S/20203 Group. These addresses are reserved.

5. Provided only for the H8S/20103 group. Addresses for the other groups are reserved.

6. Provided only for the H8S/20223 group. Addresses for the other groups are reserved.

7. Although these addresses are connected to the 16-bit bus, rewriting proceeds in byte units.



### 27.2 Register Bits

Register

The addresses and bit names of the registers in the on-chip peripheral modules are listed below. The 16-bit register is indicated in two rows, 8 bits for each row.

| Abbrevi-<br>ation | Bit 7  | Bit 6  | Bit 5  | Bit 4    | Bit 3                | Bit 2    | Bit 1    | Bit 0    | Module   |
|-------------------|--------|--------|--------|----------|----------------------|----------|----------|----------|----------|
| PMR1              | PMR17  | PMR16  | PMR15  | PMR14*1  | PMR13                | PMR12    | PMR11    | PMR10*1  | I/O Port |
| PMR2              | PMR27  | PMR26  | PMR25  | PMR24    | PMR23                | PMR22    | PMR21    | PMR20    | -        |
| PMR3              | PMR37  | PMR36  | PMR35  | PMR34    | PMR33                | PMR32    | PMR31    | PMR30    | -        |
| PMR5              | PMR57  | PMR56  | PMR55  | PMR54    | PMR53                | PMR52    | PMR51    | PMR50    | _        |
| PMR6              | PMR67  | PMR66  | PMR65  | PMR64    | PMR63                | PMR52    | PMR61    | PMR60    | _        |
| PMR8              | PMR87  | PMR86  | PMR85  | _        | _                    | _        | _        | _        | _        |
| PMR9*1            | PMR97  | PMR96  | PMR95  | PMR94    | PMR93                | PMR92    | PMR91    | PMR90    | -        |
| PMRA              | PMRA7  | PMRA6  | PMRA5  | PMRA4    | PMRA3** <sup>2</sup> | PMRA2    | _        | _        | _        |
| ICSUSR            | _      | _      | _      | _        | _                    | _        | _        | SELISU   | II2/SSU  |
| PMRJ              | _      | _      | _      | _        | _                    | _        | PMRJ1    | PMRJ0    | I/O Port |
| PUCR1             | PUCR17 | PUCR16 | PUCR15 | PUCR14*1 | PUCR13               | PUCR12   | PUCR11   | PUCR10*1 | _        |
| PUCR2             | PUCR27 | PUCR26 | PUCR25 | PUCR24   | PUCR23               | PUCR22   | PUCR21   | PUCR20   | _        |
| PUCR3             | PUCR37 | PUCR36 | PUCR35 | PUCR34   | PUCR33               | PUCR32   | PUCR31   | PUCR30   | -        |
| PUCR5             | _      | _      | PUCR55 | PUCR54   | PUCR53               | PUCR52   | PUCR51   | PUCR50   | _        |
| PUCR6             | PUCR67 | PUCR66 | PUCR65 | PUCR64   | PUCR63               | PUCR62   | PUCR61   | PUCR60   | -        |
| PUCR8             | PUCR87 | PUCR86 | PUCR85 | _        | _                    | _        | _        | _        | -        |
| PUCR9*1           | PUCR97 | PUCR96 | PUCR95 | PUCR94   | PUCR93               | PUCR92   | PUCR91   | PUCR90   | _        |
| PUCRA             | PUCRA7 | PUCRA6 | PUCRA5 | PUCRA4   | PUCRA3*1             | PUCRA2*1 | PUCRA1*1 | PUCRA0*1 | _        |
| PUCRB             | PUCRB7 | PUCRB6 | PUCRB5 | PUCRB4   | PUCRB3               | PUCRB2   | PUCRB1   | PUCRB0   | -        |
| PUCRJ             | _      | _      | _      | _        | _                    | _        | PUCRJ1   | PUCRJ0   | _        |
| PDVR1             | PVDR17 | PVDR16 | PVDR15 | PVDR14*1 | PVDR13               | PVDR12   | PVDR11   | PVDR10*1 | -        |
| PDVR2             | PVDR27 | PVDR26 | PVDR25 | PVDR24   | PVDR23               | PVDR22   | PVDR21   | PVDR20   | -        |
| PDVR3             | PVDR37 | PVDR36 | PVDR35 | PVDR34   | PVDR33               | PVDR32   | PVDR31   | PVDR30   | -        |
| PDVR5             | _      | _      | PVDR55 | PVDR54   | PVDR53               | PVDR52   | PVDR51   | PVDR50   |          |

| Register<br>Abbrevi- |        |        |            |        |        |        |           |        |          |
|----------------------|--------|--------|------------|--------|--------|--------|-----------|--------|----------|
| ation                | Bit 7  | Bit 6  | Bit 5      | Bit 4  | Bit 3  | Bit 2  | Bit 1     | Bit 0  | Module   |
| PDVR6                | PVDR67 | PVDR66 | PVDR65     | PVDR64 | PVDR63 | PVDR62 | PVDR61    | PVDR60 | I/O Port |
| PDVR8                | PVDR87 | PVDR86 | PVDR85     | _      | _      | _      | _         |        |          |
| PDVR9*1              | PVDR97 | PVDR96 | PVDR95     | PVDR94 | PVDR93 | PVDR92 | PVDR91    | PVDR90 | _        |
| PMCR11               | _      |        | P11MD[2:0] | ]      | _      |        | P10MD[2:0 | ]*1    | PMC      |
| PMCR12               | _      |        | P13MD[2:0] | ]      | _      |        | P12MD[2:0 | 0]     |          |
| PMCR13               | _      |        | P15MD[2:0] | ]      | _      |        | P14MD[2:0 | ]*1    |          |
| PMCR14               | _      |        | P17MD[2:0] | ]      | _      |        | P16MD[2:0 | 0]     |          |
| PMCR21               | _      |        | P21MD[2:0] | ]      | _      |        | P20MD[2:0 | 0]     | _        |
| PMCR22               | _      |        | P23MD[2:0] | ]      | _      |        | P22MD[2:0 | 0]     | _        |
| PMCR23               | _      |        | P25MD[2:0] | ]      | _      |        | P24MD[2:0 | 0]     |          |
| PMCR24               | _      |        | P27MD[2:0] | ]      | _      |        | P26MD[2:0 | 0]     | _        |
| PMCR31               | _      |        | P31MD[2:0] | ]      | _      |        | P30MD[2:0 | 0]     | _        |
| PMCR32               | _      |        | P33MD[2:0] | ]      | —      |        | P32MD[2:0 | 0]     | _        |
| PMCR33               | _      |        | P35MD[2:0] | ]      | _      |        | P34MD[2:0 | 0]     | _        |
| PMCR34               | _      |        | P37MD[2:0] | ]      | _      |        | P36MD[2:0 | 0]     | _        |
| PMCR51               | _      |        | P51MD[2:0] | ]      | _      |        | P50MD[2:0 | 0]     | _        |
| PMCR52               | _      |        | P53MD[2:0] | ]      | _      |        | P52MD[2:0 | 0]     | _        |
| PMCR53               | _      |        | P55MD[2:0] | ]      | _      |        | P54MD[2:0 | 0]     | _        |
| PMCR54               | _      |        | P57MD[2:0] | ]      | —      |        | P56MD[2:0 | 0]     | _        |
| PMCR61               | _      |        | P61MD[2:0] | ]      | _      |        | P60MD[2:0 | 0]     | _        |
| PMCR62               | _      |        | P63MD[2:0] | ]      | _      |        | P62MD[2:0 | 0]     | _        |
| PMCR63               | _      |        | P65MD[2:0] | ]      | _      |        | P64MD[2:0 | 0]     | _        |
| PMCR83               | _      |        | P85MD[2:0] | ]      | _      | _      | _         | _      | _        |
| PMCR84               | _      |        | P87MD[2:0] | ]      | _      |        | P86MD[2:0 | 0]     | —        |
| PMCR91*1             | _      |        | P91MD[2:0] | ]      | _      |        | P90MD[2:0 | 0]     |          |
| PMCR92*1             | _      |        | P93MD[2:0] | ]      | _      |        | P92MD[2:0 | 0]     |          |
| PMCR93*1             | _      |        | P95MD[2:0] | ]      | _      |        | P94MD[2:0 | 0]     | —        |
| PMCR94*1             | _      |        | P97MD[2:0] | ]      | _      |        | P96MD[2:0 | 0]     |          |
| PMCWPR               | BOWI   | PMCRWE | _          | _      | _      | _      | _         | _      |          |
| PMCRA3               | _      |        | PA5[MD2:0  | ]      | _      |        | PA4[MD2:  | 0]     |          |



| Register<br>Abbrevi-<br>ation | D:4 7  |            | Di4 6    |                       | <b>D</b> H 0 | <b>B</b> # 0 | Dis 4    | D:4 0                 | Madula    |
|-------------------------------|--------|------------|----------|-----------------------|--------------|--------------|----------|-----------------------|-----------|
|                               | Bit 7  | Bit 6      | Bit 5    | Bit 4                 | Bit 3        | Bit 2        | Bit 1    | Bit 0                 | Module    |
| PMCRA4                        | _      |            | PA7[MD2: | -                     | _            |              | PA6[MD2: | -                     | PMC       |
| LINCR                         | LINE   | MST        | SBE      | LSTART                | RXDSF        | BCIE         | SBIE     | SFIE                  | HW-LIN    |
| LINST                         | _      | _          | B2CLR    | B1CLR                 | B0CLR        | BCDCT        | SBDCT    | SFDCT                 |           |
| INTCR                         |        | _          | IN       | ITM[1:0]              | NMIEG        | ADTRG1       | ADTRG0   | _                     | Interrupt |
| IER                           | IRQ7E  | IRQ6E      | IRQ5E    | IRQ4E                 | IRQ3E        | IRQ2E        | IRQ1E    | IRQ0E                 |           |
| ISCRH                         | [IRQ70 | CB:IRQ7CA] | [IRQ6    | CB:IRQ6CA]            | [IRQ50       | CB:IRQ5CA]   | [IRQ4    | CB:IRQ4CA]            |           |
| ISCRL                         | [IRQ30 | CB:IRQ3CA] | [IRQ2    | CB:IRQ2CA]            | [IRQ10       | CB:IRQ1CA]   | [IRQ0    | CB:IRQ0CA]            |           |
| ISR                           | IRQ7F  | IRQ6F      | IRQ5F    | IRQ4F                 | IRQ3F        | IRQ2F        | IRQ1F    | IRQ0F                 |           |
| INCCR                         | _      | _          | IN       | CCR[5:4]              | INC          | CCR[3:2]     | INC      | CCR[1:0]              | -         |
| VOFR                          |        |            |          |                       |              |              |          |                       |           |
|                               |        |            |          |                       |              | _            | _        | _                     | _         |
| ELCSR                         | _      | _          | _        | _                     | ELIE2        | ELIE1        | ELF2     | ELF1                  |           |
| IPRA                          | IP     | 'RA[7:6]   | IF       | PRA[5:4]              | IP           | RA[3:2]      | IP       | RA[1:0]               |           |
| IPRB                          | IP     | 'RB[7:6]   | IF       | IPRB[5:4]             |              | RB[3:2]      | IP       | RB[1:0]               |           |
| IPRC                          | IP     | RC[7:6]    | IF       | PRC[5:4]              | IP           | RC[3:2]      | IP       | RC[1:0]               |           |
| IPRD                          | IP     | 'RD[7:6]   | IP       | RD[5:4]* <sup>2</sup> | IP           | RD[3:2]      | IP       | RD[1:0]               |           |
| IPRE                          | IP     | 'RE[7:6]   | IF       | PRE[5:4]              | IP           | RE[3:2]      | _        | _                     |           |
| IPRF                          | _      | _          | _        | _                     | IP           | RF[3:2]      | _        | _                     |           |
| IPRG                          | _      | _          | IF       | PRG[5:4]              | IP           | RG[3:2]      | IPF      | RG[1:0]* <sup>3</sup> |           |
| IPRH                          | IP     | RH[7:6]    |          | PRH[5:4]              |              | RH[3:2]*⁴    |          | RH[1:0]* <sup>4</sup> |           |
| IPRI                          |        | PRI[7:6]   | _        |                       |              | PRI[3:2]     | _        | _                     | _         |
| DTCERA                        | DTCEA7 | DTCEA6     | DTCEA5   | DTCEA4                | DTCEA3       | DTCEA2       | DTCEA1   | DTCEA0                | DTC       |
| DTCERB                        | DTCEB7 | DTCEB6     | DTCEB5   | DTCEB4                | DTCEB3       | DTCEB2       | DTCEB1   | DTCEB0                | _         |
| DTCERC                        | DTCEC7 | DTCEC6     | DTCEC5   | DTCEC4                | _            | _            | _        | _                     |           |
| DTCERD                        | DTCED7 | DTCED6     | _        | _                     | DTCED3       | DTCED2       | DTCED1   | DTCED0                |           |
| DTCERE                        | DTCEE7 | DTCEE6     | DTCEE5   | DTCEE4                | DTCEE3       | DTCEE2       | DTCEE1   | DTCEE0                |           |
| DTCERF                        | DTCEF7 | DTCEF6     | DTCEF5   | DTCEF4                | DTCEF3       | DTCEF2       | DTCEF1   | DTCEF0                |           |
| DTCERG                        | _      | _          | _        | DTCEG4                | DTCEG3       | DTCEG2       | DTCEG1   | DTCEG0                | _         |
| DTCERH                        | _      | _          | _        | _                     | DTCEH3       | DTCEH2       | _        | _                     | _         |
| DTVECR                        | SWDTE  | DTVEC6     | DTVEC5   | DTVEC4                | DTVEC3       | DTVEC2       | DTVEC1   | DTVEC0                |           |

| Register<br>Abbrevi-   |       |       |       |       |       |       |       |       |                       |
|------------------------|-------|-------|-------|-------|-------|-------|-------|-------|-----------------------|
| ation                  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Module                |
| SMR                    | COM   | CHR   | PE    | PM    | STOP  | MP    | CKS1  | CKS0  | SCI3_1                |
| BRR                    |       |       |       |       |       |       |       |       |                       |
| SCR3                   | TIE   | RIE   | TE    | RE    | MPIE  | TEIE  | CKE1  | CKE0  |                       |
| TDR                    |       |       |       |       |       |       |       |       |                       |
| SSR                    | TDRE  | RDRF  | OER   | FER   | PER   | TEND  | MPBR  | MPBT  |                       |
| RDR                    |       |       |       |       |       |       |       |       |                       |
| SPMR                   | _     | _     | _     | _     | _     | NFEN  | _     | _     |                       |
| SMR_2                  | СОМ   | CHR   | PE    | PM    | STOP  | MP    | CKS1  | CKS0  | SCI3_2                |
| BRR_2                  |       |       |       |       |       |       |       |       |                       |
| SCR3_2                 | TIE   | RIE   | TE    | RE    | MPIE  | TEIE  | CKE1  | CKE0  |                       |
| TDR_2                  |       |       |       |       |       |       |       |       |                       |
| SSR_2                  | TDRE  | RDRF  | OER   | FER   | PER   | TEND  | MPBR  | MPBT  |                       |
| RDR_2                  |       |       |       |       |       |       |       |       |                       |
| SPMR_2                 | _     | _     | _     | _     | _     | NFEN  | _     | _     |                       |
| SMR_3                  | СОМ   | CHR   | PE    | PM    | STOP  | MP    | CKS1  | CKS0  | SCI3_3                |
| BRR_3                  |       |       |       |       |       |       |       |       |                       |
| SCR3_3                 | TIE   | RIE   | TE    | RE    | MPIE  | TEIE  | CKE1  | CKE0  |                       |
| TDR_3                  |       |       |       |       |       |       |       |       |                       |
| SSR_3                  | TDRE  | RDRF  | OER   | FER   | PER   | TEND  | MPBR  | MPBT  |                       |
| RDR_3                  |       |       |       |       |       |       |       |       |                       |
| SPMR_3                 | _     | _     | _     | _     | _     | NFEN  | _     | _     |                       |
| TRDCNT_2* <sup>5</sup> |       |       |       |       |       |       |       |       | Timer RD              |
|                        |       |       |       |       |       |       |       |       | Unit 1<br>(channel 2) |
| GRA_2∗⁵                |       |       |       |       |       |       |       |       | (channel 2)           |
|                        |       |       |       |       |       |       |       |       |                       |
| GRB_2 <sup>∗⁵</sup>    |       |       |       |       |       |       |       |       |                       |
|                        |       |       |       |       |       |       |       |       |                       |
| GRC_2 <sup>∗⁵</sup>    |       |       |       |       |       |       |       |       |                       |
|                        |       |       |       |       |       |       |       |       |                       |
| GRD_2∗⁵                |       |       |       |       |       |       |       |       |                       |
|                        |       |       |       |       |       |       |       |       |                       |



| Register<br>Abbrevi-             |                                  |           |          |       |          |        |          |         |                         |
|----------------------------------|----------------------------------|-----------|----------|-------|----------|--------|----------|---------|-------------------------|
| ation                            | Bit 7                            | Bit 6     | Bit 5    | Bit 4 | Bit 3    | Bit 2  | Bit 1    | Bit 0   | Module                  |
| TRDCNT_3*⁵                       |                                  |           |          |       |          |        |          |         | Timer RD<br>Unit 1      |
| GRA_3*⁵                          |                                  |           |          |       |          |        |          |         | — (channel 3)<br>—      |
| GRB_3*⁵                          |                                  |           |          |       |          |        |          |         |                         |
| GRC_3*5                          |                                  |           |          |       |          |        |          |         |                         |
| GRD_3*⁵                          |                                  |           |          |       |          |        |          |         |                         |
| TRDCR_2* <sup>5</sup>            |                                  | CCLR[2    | :0]      | CI    | KEG[1:0] |        | TPSC[2:0 | 0]      | Timer RD                |
| TRDIORA_2*5                      | _                                |           | IOB[2:0  | ]     | —        |        | IOA[2:0] | ]       | Unit 1<br>(channel 2)   |
| TRDIORC_2*5                      | . <sup>5</sup> IOD[3:0] IOC[3:0] |           |          |       |          |        |          |         |                         |
| TRDSR_2*⁵                        | _                                | _         | _        | OVF   | IMFD     | IMFC   | IMFB     | IMFA    |                         |
| TRDIER_2 <sup>∗⁵</sup>           | _                                | _         | _        | OVIE  | IMIED    | IMIEC  | IMIEB    | IMIEA   |                         |
| POCR_2*5                         | _                                | _         | _        | _     | _        | POLD   | POLC     | POLB    |                         |
| TRDDF_2 <sup>∗<sup>5</sup></sup> | C                                | DFCK[1:0] | _        | _     | DFD      | DFC    | DFB      | DFA     |                         |
| TRDCR_3*⁵                        |                                  | CCLR[2    | :0]      | C     | KEG[1:0] |        | TPSC[2:0 | 0]      | Timer RD                |
| TRDIORA_3* <sup>5</sup>          | _                                |           | IOB[2:0  | 0]    | _        |        | IOA[2:0] | ]       | Unit 1<br>(channel 3)   |
| TRDIORC_3* <sup>5</sup>          |                                  |           | IOD[3:0] |       |          | 10     | DC[3:0]  |         |                         |
| TRDSR_3∗⁵                        | _                                | _         | UDF      | OVF   | IMFD     | IMFC   | IMFB     | IMFA    |                         |
| TRDIER_3* <sup>5</sup>           | _                                | _         | _        | OVIE  | IMIED    | IMIEC  | IMIEB    | IMIEA   |                         |
| POCR_3*5                         | _                                | _         | _        | _     | _        | POLD   | POLC     | POLB    |                         |
| TRDDF_3* <sup>5</sup>            | D                                | FCK[1:0]  | _        | _     | DFD      | DFC    | DFB      | DFA     |                         |
| TRDSTR_23*⁵                      | _                                | _         | _        | _     | CSTPN1   | CSTPN0 | STR1     | STR0    | Timer RD                |
| TRDMDR_23* <sup>5</sup>          | BFD1                             | BFC1      | BFD0     | BFC0  | _        | _      | _        | SYNC    | Unit 1<br>— (channels 2 |
| TRDPMR_23 <sup>∗⁵</sup>          | _                                | PWMD1     | PWMC1    | PWMB1 | _        | PWMD0  | PWMC0    | PWMB0   | and 3 in                |
| TRDFCR_23*⁵                      | PWM3                             | STCLK     | ADEG     | ADTRG | OLS1     | OLS0   | С        | MD[1:0] | common)                 |
| TRDOER1_23* <sup>5</sup>         | ED1                              | EC1       | EB1      | EA1   | ED0      | EC0    | EB0      | EA0     |                         |

| Register<br>Abbrevi-     |          |          |           |          |          |          |          |          |                           |
|--------------------------|----------|----------|-----------|----------|----------|----------|----------|----------|---------------------------|
| ation                    | Bit 7    | Bit 6    | Bit 5     | Bit 4    | Bit 3    | Bit 2    | Bit 1    | Bit 0    | Module                    |
| TRDOER2_23* <sup>5</sup> | PTO      | _        | _         | _        | _        | _        | _        | _        | Timer RD                  |
| TRDOCR_23*⁵              | TOD1     | TOC1     | TOB1      | TOA1     | TOD0     | TOC0     | TOB0     | TOA0     | Unit 1<br>(channels 2     |
| TRDADCR_23               | ADTRGD1E | ADTRGC1E | ADTRGB1E  | ADTRGA1E | ADTRGD0E | ADTRGC0E | ADTRGB0E | ADTRGA0E | and 3 in<br>common)       |
| ICCR1                    | ICE      | RCVD     | MST       | TRS      |          | CKS      | 6[3:0]   |          | IIC2/SSU                  |
| SSCRH                    | _        | RSSTP    | MSS       | _        | _        |          | CKS[2:0] |          | -                         |
| ICCR2                    | BBSY     | SCP      | SDAO      | SDAOP    | SCLO     | _        | IICRST   | _        | -                         |
| SSCRL                    | _        | _        | SOL       | SOLP     | _        | _        | SRES     | _        | -                         |
| ICMR                     | MLS      | WAIT     | _         | _        | BCWP     |          | BC[2:0]  |          | -                         |
| SSMR                     | MLS      | CPOS     | CPHS      | _        | _        |          | BC[2:0]  |          | -                         |
| ICIER                    | TIE      | TEIE     | RIE       | NAKIE    | STIE     | ACKE     | ACKBR    | ACKBT    | -                         |
| SSER                     | TIE      | TEIE     | RIE       | TE       | RE       | _        | _        | CEIE     | -                         |
| ICSR                     | TDRE     | TEND     | RDRF      | NACKF    | STOP     | AL_OVE   | AAS      | ADZ      |                           |
| SSSR                     | TDRE     | TEND     | RDRF      | _        | _        | ORER     | _        | CE       | -                         |
| SAR                      | SAV6     | SAV5     | SAV4      | SAV3     | SAV2     | SAV1     | SAV0     | FS       |                           |
| SSMR2                    | BIDE     | SCKS     | CSS1      | CSS0     | SCKOS    | SOOS     | SCOS     | SSUMS    | _                         |
| ICDRT                    |          |          |           |          |          |          |          |          | _                         |
| SSTDR                    |          |          |           |          |          |          |          |          | _                         |
| ICDRR                    |          |          |           |          |          |          |          |          | _                         |
| SSRDR                    |          |          |           |          |          |          |          |          |                           |
| DADR0                    |          |          |           |          |          |          |          |          | D/A converter             |
| DADR1                    |          |          |           |          |          |          |          |          | _                         |
| DACR                     | DAOE1    | DAOE0    | _         | _        | _        | _        | _        | _        |                           |
| IrCR                     | IrE      |          | IrCK[2:0] |          | IrTXINV  | IrRXINV  | _        | _        | SCI3_2<br>(IrDA)          |
| ADDR0                    |          |          |           | _        | _        | _        | _        | _        | A/D converter<br>(unit 1) |
| CMPR                     | CMP7     | CMP6     | CMP5      | CMP4     | CMP3     | CMP2     | CMP1     | CMP0     | -                         |
| ADDR1                    |          | 5        | 5         | JIII -1  |          | 500 E    |          |          | -                         |
|                          |          |          | _         | _        | _        | _        | _        | _        | -                         |
|                          |          |          |           |          |          | _        |          |          |                           |



| Register<br>Abbrevi- |       |           |        |        |       |          |         |        |
|----------------------|-------|-----------|--------|--------|-------|----------|---------|--------|
| ation                | Bit 7 | Bit 6     | Bit 5  | Bit 4  | Bit 3 | Bit 2    | Bit 1   | Bit 0  |
| CMPCSR               | CMPF  | CMPIE     | CMPFC1 | CMPFC0 | _     | _        | _       | _      |
| ADDR2                |       |           |        |        |       |          |         |        |
|                      |       |           | _      | _      | _     | _        | _       | _      |
| CMPVALH              | _     | _         | _      | _      | _     | _        | VAL9    | VAL8   |
| ADDR3                |       |           |        |        |       |          |         |        |
|                      |       |           | _      | _      | _     | _        | _       | _      |
| CMPVALL              | VAL7  | VAL6      | VAL5   | VAL4   | VAL3  | VAL2     | VAL1    | VAL0   |
| ADDR4                |       |           |        |        |       |          |         |        |
|                      |       |           | _      | _      | _     | _        | _       | _      |
| ADDR5                |       |           |        |        |       |          |         |        |
|                      |       |           | _      | _      | _     | _        | _       | _      |
| ADDR6                |       |           |        |        |       |          |         |        |
|                      |       |           | _      | _      | _     | _        | _       | _      |
| ADDR7                |       |           |        |        |       |          |         |        |
|                      |       |           | _      | _      | _     | _        | _       | _      |
| ADCSR                | ADF   | ADIE      | ADST   | _      |       | (        | CH[3:0] |        |
| ADCR                 | r     | [RGS[1:0] | SCANE  | SCANS  | (     | CKS[1:0] | ADSTCLR | EXTRGS |
| ADMR                 | _     | _         | ADM1   | _      | _     | _        | _       | _      |
| ADDR0_2*6            |       |           |        |        |       |          |         |        |
|                      |       |           | _      | _      | _     | _        | _       | _      |
| CMPR_2*6             | _     | _         | _      | _      | CMP3  | CMP2     | CMP1    | CMP0   |

\_

\_

\_

CMPFC1

CMPIE

\_

\_

\_

\_

CMPFC0

\_

\_

\_

\_

\_

\_

\_

\_

\_

\_

\_

VAL9

\_

\_

\_

VAL8

A/D converter (unit 1)

A/D converter (unit 2)\*6

CMPCSR\*6

ADDR2\_2\*6

CMPVALH\_2\*6 —

CMPF

| Register<br>Abbrevi- |        |         |          |          |         |         |           |        |                      |
|----------------------|--------|---------|----------|----------|---------|---------|-----------|--------|----------------------|
| ation                | Bit 7  | Bit 6   | Bit 5    | Bit 4    | Bit 3   | Bit 2   | Bit 1     | Bit 0  | Module               |
| ADDR3_2*6            |        |         |          |          |         |         |           |        | A/D converter        |
|                      |        |         | _        | _        | _       | _       | _         | _      | (unit2) *6           |
| CMPVALL_2*6          | VAL7   | VAL6    | VAL5     | VAL4     | VAL3    | VAL2    | VAL1      | VAL0   |                      |
| ADCSR_2*6            | ADF    | ADIE    | ADST     | _        | _       |         | CH[2:0]   |        | _                    |
| ADCR_2*6             | TR     | GS[1:0] | SCANE    | SCANS    | СК      | S[1:0]  | ADSTCLR   | EXTRGS | _                    |
| ADMR_2*6             | _      | _       | ADM1     | _        | _       | _       | _         | _      |                      |
| RSTFR                | _      | _       | SWRST    | PRST     | LVD2RST | LVD1RST | PORRST    | WRST   | Low-voltage-         |
| LD2CRH               | VD2DF  | VD2UF   | VD2DFCK1 | VD2DFCK0 | VD2DFS  | VD2IRCS | VD2MS     | VD2RE  | detection<br>circuit |
| LD2CRL               | VD2E   | VD2CVS  | VD2RVS   | _        | _       | _       | _         | _      |                      |
| LD1CRH               | VD1DF  | VD1UF   | VD1DFCK1 | VD1DFCK0 | VD1DFS  | VD1IRCS | VD1MS     | VD1RE  | _                    |
| LD1CRL               | VD1E   | _       | _        | _        | VD1LS3  | VD1LS2  | VD1LS1    | VD1LS0 | _                    |
| LD0CRH               | _      | _       | VD0DFCK1 | VD0DFCK0 | VD0DFS  | _       | _         | _      | _                    |
| LD0CRL               | _      | _       | _        | _        | _       | _       | VD0LS1    | _      |                      |
| VDCPR                | WRI    | _       | _        | _        | _       | _       | _         | LDPRC  |                      |
| HOCR                 | HOCOE  | _       | _        | _        | _       | _       | _         | _      | Clock                |
| HOTRMDPR             | WI     | WE      | LOCKDW   | TRMDRWE  | _       | _       | _         | _      | oscillator           |
| HOTRMDR1             |        |         |          |          |         |         |           |        | _                    |
| HOTRMDR2             |        |         |          |          |         |         |           |        | _                    |
| HOTRMDR3             |        |         |          |          |         |         |           |        |                      |
| HOTRMDR4             |        |         |          |          |         |         |           |        |                      |
| TRGCNT               |        |         |          |          |         |         |           |        | Timer RG             |
|                      |        |         |          |          |         |         |           |        | _                    |
| GRA                  |        |         |          |          |         |         |           |        | _                    |
|                      |        |         |          |          |         |         |           |        | _                    |
| GRB                  |        |         |          |          |         |         |           |        |                      |
|                      |        |         |          |          |         |         |           |        | _                    |
| TRGMDR               | STR    | _       | DF       | CK[1:0]  | DFB     | DFA     | MDF       | PWM    |                      |
| TRGCNTCR             | CNTEN7 | CNTEN6  | CNTEN5   | CNTEN4   | CNTEN3  | CNTEN2  | CNTEN1    | CNTEN0 |                      |
| TRGCR                | _      | CCI     | _R[1:0]  | CKE      | G[1:0]  |         | TPSC[2:0] |        |                      |
| TRGIOR               | BUFB   |         | IOB[2:0] |          | BUFA    |         | IOA[2:0]  |        |                      |
| TRGSR                | _      | _       | _        | DIRF     | OVF     | UDF     | IMFB      | IMFA   | _                    |



| Register<br>Abbrevi- |         |           |        |         |           |        |         |         |          |
|----------------------|---------|-----------|--------|---------|-----------|--------|---------|---------|----------|
| ation                | Bit 7   | Bit 6     | Bit 5  | Bit 4   | Bit 3     | Bit 2  | Bit 1   | Bit 0   | Module   |
| TRGIER               | _       | _         | _      | _       | OVIE      | UDIE   | IMIEB   | IMIEA   | Timer RG |
| BRA                  |         |           |        |         |           |        |         |         | _        |
|                      |         |           |        |         |           |        |         |         | _        |
| BRB                  |         |           |        |         |           |        |         |         | _        |
|                      |         |           |        |         |           |        |         |         |          |
| FLMCR1               | _       | _         | _      | _       | FMLBD     | FMWUS  | FMEWMOD | FMCMDEN | FLASH    |
| FLMCR2               | —       | —         | _      | FMRDYIE | FMBSYRDIE | FMISPE | FMSPREQ | FMSPEN  | _        |
| DFPR                 | _       | _         | _      | —       | —         | _      | DFPR1   | DFPR0   | _        |
| FLMSTR               | FMRDYIF | FMBSYRDIF | FMEBSF | FMERSF  | FMPRSF    | _      | _       | FMRDY   |          |
| ELSR0                | ELS07   | ELS06     | ELS05  | ELS04   | ELS03     | ELS02  | ELS01   | ELS00   | ELC      |
| ELSR1                | ELS17   | ELS16     | ELS15  | ELS14   | ELS13     | ELS12  | ELS11   | ELS10   | _        |
| ELSR2*7              | ELS27   | ELS26     | ELS25  | ELS24   | ELS23     | ELS22  | ELS21   | ELS20   | _        |
| ELSR3                | ELS37   | ELS36     | ELS35  | ELS34   | ELS33     | ELS32  | ELS31   | ELS30   |          |
| ELSR4                | ELS47   | ELS46     | ELS45  | ELS44   | ELS43     | ELS42  | ELS41   | ELS40   | _        |
| ELSR8                | ELS87   | ELS86     | ELS85  | ELS84   | ELS83     | ELS82  | ELS81   | ELS80   | -        |
| ELSR10               | ELS107  | ELS106    | ELS105 | ELS104  | ELS103    | ELS102 | ELS101  | ELS100  | -        |
| ELSR11*6             | ELS117  | ELS116    | ELS115 | ELS114  | ELS113    | ELS112 | ELS111  | ELS110  | _        |
| ELSR12               | ELS127  | ELS126    | ELS125 | ELS124  | ELS123    | ELS122 | ELS121  | ELS120  | -        |
| ELSR14               | ELS147  | ELS146    | ELS145 | ELS144  | ELS143    | ELS142 | ELS141  | ELS140  | -        |
| ELSR15               | ELS157  | ELS156    | ELS155 | ELS154  | ELS153    | ELS152 | ELS151  | ELS150  | -        |
| ELSR18               | ELS187  | ELS186    | ELS185 | ELS184  | ELS183    | ELS182 | ELS181  | ELS180  | -        |
| ELSR19               | ELS197  | ELS196    | ELS195 | ELS194  | ELS193    | ELS192 | ELS191  | ELS190  | _        |
| ELSR21               | ELS217  | ELS216    | ELS215 | ELS214  | ELS213    | ELS212 | ELS211  | ELS210  | _        |
| ELSR22               | ELS227  | ELS226    | ELS225 | ELS224  | ELS223    | ELS222 | ELS221  | ELS220  | _        |
| ELSR23               | ELS237  | ELS236    | ELS235 | ELS234  | ELS233    | ELS232 | ELS231  | ELS230  | -        |
| ELSR24               | ELS247  | ELS246    | ELS245 | ELS244  | ELS243    | ELS242 | ELS241  | ELS240  | -        |
| ELSR29               | ELS297  | ELS296    | ELS295 | ELS294  | ELS293    | ELS292 | ELS291  | ELS290  | -        |
| ELSR30               | ELS307  | ELS306    | ELS305 | ELS304  | ELS303    | ELS302 | ELS301  | ELS300  | -        |
| ELSR31               | ELS317  | ELS316    | ELS315 | ELS314  | ELS313    | ELS312 | ELS311  | ELS310  | -        |
| ELSR32               | ELS327  | ELS326    | ELS325 | ELS324  | ELS323    | ELS322 | ELS321  | ELS320  | -        |

RENESAS

| Register<br>Abbrevi- |                 |          |           |                   |                                  |            |          |           |            |
|----------------------|-----------------|----------|-----------|-------------------|----------------------------------|------------|----------|-----------|------------|
| ation                | Bit 7           | Bit 6    | Bit 5     | Bit 4             | Bit 3                            | Bit 2      | Bit 1    | Bit 0     | Module     |
| PGR1                 | PGR17           | PGR16    | PGR15     | PGR14             | PGR13                            | PGR12      | PGR11    | PGR10     | ELC        |
| PGR2                 | PGR27           | PGR26    | PGR25     | PGR24             | PGR23                            | PGR22      | PGR21    | PGR20     | _          |
| PGC1                 | _               |          | PGC01[2:0 | ]                 | _                                | PGCOVE1    | PC       | GCI1[1:0] | _          |
| PGC2                 | — PGCO2[2:0]    |          | ]         | _                 | PGCOVE2                          | PGCI2[1:0] |          | _         |            |
| PDBF1                | PDBF17          | PDBF16   | PDBF15    | PDBF14            | PDBF13                           | PDBF12     | PDBF11   | PDBF10    | _          |
| PDBF2                | PDBF27          | PDBF26   | PDBF25    | PDBF24            | PDBF23                           | PDBF22     | PDBF21   | PDBF20    |            |
| PEL0                 | _               | P        | SM0[1:0]  | PSP0[4:3]         |                                  | PSP02      | PSP01    | PSP00     | _          |
| PEL1                 | _               | P        | SM1[1:0]  | PSP1[4:3]         |                                  | PSP12      | PSP11    | PSP10     |            |
| PEL2                 | _               | P        | SM2[1:0]  | PSF               | P2[4:3]                          | PSP22      | PSP21    | PSP20     | _          |
| PEL3                 | _               | P        | SM3[1:0]  | PSF               | P3[4:3]                          | PSP32      | PSP31    | PSP30     | _          |
| ELOPA                | TMF             | AM[2:1]  | TMR       | BM[2:1]           | BM[2:1] TMRCM[2:1]* <sup>3</sup> |            | TM       | RDM[2:1]  | -          |
| ELOPB                | TMR             | D2M[2:1] | _         | _                 | _                                | _          | _        | _         |            |
| ELOPC                | TMR             | G1M[2:1] | _         | _                 | _                                | _          | _        | _         |            |
| ELTMCR               | TMRSTR          | _        | _         | _                 | CLSRS[3:0]                       |            |          |           | _          |
| ELTMSA               |                 | C        | 1CLS[3:0] |                   |                                  |            |          |           |            |
| ELTMSB               |                 | C        | 3CLS[3:0] |                   |                                  |            |          |           |            |
| ELTMDR               | C3E             | DLY[1:0] | C2D       | Y[1:0] C1DLY[1:0] |                                  |            | C0       |           |            |
| ELCR                 | ELCON           | _        | _         | _                 | _                                | _          | _        | _         |            |
| ELTMCNT              |                 |          |           |                   |                                  |            |          |           |            |
|                      |                 |          |           |                   |                                  |            |          |           |            |
| SYSCCR               | WI              | WE       | PHIHSEL   | PHILSEL           | _                                | SUBNC1     | SUBNC0   |           | Clock      |
| LPCR1                | WI              | WE       | SSBY      | PSCSTP            | SLEEPRS                          | STBYRS     | _        | PHIBSEL   | oscillator |
| LPCR2                | WI              | WE       | _         | _                 | _                                | PHI2       | PHI1     | PHI0      |            |
| LPCR3                | WI              | WE       | STBYINT   | SLEEPINT          | _                                | PHIS2      | PHIS1    | PHIS0     |            |
| BAKCR                | WI              | WE       | OSCBAKE   | BAKCKSEL          | CKSWIE                           | CKSWIF     | OSCHLT   | _         | _          |
| OSCCSR               | _               | _        | _         | _                 | STS3                             | STS2       | STS1     | STS0      | _          |
| RSTCR                | WI              | WE       | _         | —                 | —                                | —          | _        | SRST      | _          |
| TRACR                | _               | _        | TUNDF     | TEDGF             | _                                | TSTOP      | TCSTF    | TSTART    | Timer RA   |
| TRAIOC               | TIOGT[1:0] TIPP |          |           | PF[1:0]           | TIOSEL                           | TOENA      | TOPCR    | TEDGSEL   | _          |
| TRAMR                | TCKCUT TCK[2:0] |          |           |                   | _                                |            | TMOD[2:0 | )]        |            |



| Register<br>Abbrevi- |       |             |          |        |         |          |          |         |          |  |
|----------------------|-------|-------------|----------|--------|---------|----------|----------|---------|----------|--|
| ation                | Bit 7 | Bit 6       | Bit 5    | Bit 4  | Bit 3   | Bit 2    | Bit 1    | Bit 0   | Module   |  |
| TRAPRE               |       |             |          |        |         |          |          |         | Timer RA |  |
| TRATR                |       |             |          |        |         |          |          |         | _        |  |
| TRAIR                | TRAIE | TRAIF       | _        | _      | _       | _        | _        | _       | _        |  |
| TRCCNT* <sup>7</sup> |       |             |          |        |         |          |          |         | Timer RC |  |
| GRA* <sup>7</sup>    |       |             |          |        |         |          |          |         | _        |  |
| GRB* <sup>7</sup>    |       |             |          |        |         |          |          |         | _        |  |
| GRC*7                |       |             |          |        |         |          |          |         | _        |  |
| GRD* <sup>7</sup>    |       |             |          |        |         |          |          |         | _        |  |
| TRCMR*7              | CTS   | _           | BUFEB    | BUFEA  | PWM2    | PWMD     | PWMC     | PWMB    | _        |  |
| TRCCR1*7             | CCLR  |             | CKS[2:0] |        | TOD     | тос      | тов      | ΤΟΑ     | _        |  |
| TRCIER*7             | OVIE  | _           | _        | _      | IMIED   | IMIEC    | IMIEB    | IMIEA   | _        |  |
| TRCSR*7              | OVF   | _           | _        | _      | IMFD    | IMFC     | IMFB     | IMFA    | _        |  |
| TRCIOR0*7            | _     |             | IOB[2:0] |        | _       |          | IOA[2:0] |         | _        |  |
| TRCIOR1*7            |       |             | IOD[3:0] |        |         | IO       | C[3:0]   |         | _        |  |
| TRCCR2*7             |       | TCEG[1:0]   | CSTP     | _      | _       | POLD     | POLC     | POLB    | _        |  |
| TRCDF*7              |       | DFCK[1:0]   | _        | DFTRG  | DFD     | DFC      | DFB      | DFA     | _        |  |
| TRCOER*7             | PTO   | _           | _        | _      | ED      | EC       | EB       | EA      | _        |  |
| TRCADCR*7            | _     | _           | _        | _      | ADTRGDE | ADTRGCE  | ADTRGBE  | ADTRGAE | _        |  |
| TCWD                 |       |             |          |        |         |          |          |         | WDT      |  |
| TMWD                 | _     | _           | _        | _      |         | CKS[3:0] |          |         |          |  |
| TCSRWD               | B6WI  | TCWE        | B4WI     | TCSRWE | TMWLOCK | TMWI     | —        | _       | _        |  |
| TICRWD               |       | INTSEL[1:0] | IWIE     | —      | _       | —        | —        | _       | _        |  |
| TIFRWD               | IWF   | —           | —        | _      | _       | —        | _        | _       | _        |  |
| TRBCR                | _     | _           | _        | _      | _       | TSTOP    | TCSTF    | TSTART  | Timer RB |  |
| TRBOCR               | _     | _           | _        | _      | _       | TOSSTF   | TOSSP    | TOSST   | _        |  |

RENESAS

| Register<br>Abbrevi- |        |         |          |         |        |        |       |          |                    |
|----------------------|--------|---------|----------|---------|--------|--------|-------|----------|--------------------|
| ation                | Bit 7  | Bit 6   | Bit 5    | Bit 4   | Bit 3  | Bit 2  | Bit 1 | Bit 0    | Module             |
| TRBIOC               | _      | _       | TII      | PF[1:0] | INOSEG | INOSTG | TOCNT | TOPL     | Timer RB           |
| TRBMR                | тсксит |         | TCK[2:0] |         | TWRC   | _      | Т     | MOD[1:0] |                    |
| TRBPRE               |        |         |          |         |        |        |       |          |                    |
| TRBSC                |        |         |          |         |        |        |       |          |                    |
| TRBPR                |        |         |          |         |        |        |       |          |                    |
| TRBIR                | TRBIE  | TRBIF   | _        | _       | _      | _      | _     | _        |                    |
| TRESEC               | BSY    | SCI2    | SCI1     | SCI0    | SC03   | SC02   | SC01  | SC00     | Timer RE           |
| TREMIN               | BSY    | MN12    | MN11     | MN10    | MN03   | MN02   | MN01  | MN00     |                    |
| TREHR                | BSY    | _       | HR11     | HR10    | HR03   | HR02   | HR01  | HR00     |                    |
| TREWK                | BSY    | _       | _        | _       | _      | WK2    | WK1   | WK0      |                    |
| TRECR1               | TSTART | H12_H24 | PM       | TRERST  | INT    | TOENA  | TCSTF | _        |                    |
| TRECR2               | _      | _       | COMIE    | WKIE    | DYIE   | HRIE   | MNIE  | SEIE     |                    |
| TREIFR               | _      | _       | COMF     | WKF     | DYF    | HRF    | MNF   | SECF     |                    |
| TRECSR               | _      | RCS6    | RCS5     | RCS4    | RCS3   | RCS2   | RCS1  | RCS0     |                    |
| TRDCNT_0             |        |         |          |         |        |        |       |          | Timer RD           |
| GRA_0                |        |         |          |         |        |        |       |          | (channel 0)        |
|                      |        |         |          |         |        |        |       |          | _                  |
| GRB_0                |        |         |          |         |        |        |       |          | _                  |
| GRC_0                |        |         |          |         |        |        |       |          |                    |
|                      |        |         |          |         |        |        |       |          | _                  |
| GRD_0                |        |         |          |         |        |        |       |          |                    |
|                      |        |         |          |         |        |        |       |          |                    |
| TRDCNT_1             |        |         |          |         |        |        |       |          | Timer RD<br>Unit 0 |
|                      |        |         |          |         |        |        |       |          | (channel 1)        |
| GRA_1                |        |         |          |         |        |        |       |          |                    |
| GRB_1                |        |         |          |         |        |        |       |          | _                  |
|                      |        |         |          |         |        |        |       |          |                    |



| Register<br>Abbrevi-<br>ation | Bit 7     | Bit 6     | Bit 5     | Bit 4    | Bit 3    | Bit 2    | Bit 1     | Bit 0    | Module                                       |
|-------------------------------|-----------|-----------|-----------|----------|----------|----------|-----------|----------|--|
| GRC_1                         |           |           |           |          |          |          |           |          | Timer RD                                     |
|                               |           |           |           |          |          |          |           |          | Unit 0                                       |
| GRD_1                         |           |           |           |          |          |          |           |          | - (channel 1)                                |
|                               |           |           |           |          |          |          |           |          | -  |
| TRDCR_0                       |           | CCLR[2:0] |           | CKE      | G[1:0]   |          | TPSC[2:0] |          | Timer RD                                     |
| TRDIORA_0                     | _         |           | IOB[2:0]  |          | _        |          | IOA[2:0]  |          | Unit 0                                       |
| TRDIORC_0                     |           | IOI       | D[3:0]    |          |          | IOC      | [3:0]     |          | - (channel 0)                                |
| TRDSR_0                       | _         | _         | _         | OVF      | IMFD     | IMFC     | IMFB      | IMFA     | -  |
| TRDIER_0                      | _         | _         | _         | OVIE     | IMIED    | IMIEC    | IMIEB     | IMIEA    | -  |
| POCR_0                        | _         | _         | _         | _        | _        | POLD     | POLC      | POLB     | -  |
| TRDDF_0                       | DFCK[1:0] |           | _         | _        | DFD      | DFC      | DFB       | DFA      | -  |
| TRDCR_1                       |           | CCLR[2:0] |           | CKE      | G[1:0]   |          | TPSC[2:0] |          | Timer RD                                     |
| TRDIORA_1                     | _         |           | IOB[2:0]  |          | _        |          | IOA[2:0]  |          | Unit 0                                       |
| TRDIORC_1                     |           | IOI       | D[3:0]    |          |          | IOC      | [3:0]     |          | - (channel 1)                                |
| TRDSR_1                       | _         | _         | UDF       | OVF      | IMFD     | IMFC     | IMFB      | IMFA     | -  |
| TRDIER_1                      | _         | _         | _         | OVIE     | IMIED    | IMIEC    | IMIEB     | IMIEA    | -  |
| POCR_1                        | _         | _         | _         | _        | _        | POLD     | POLC      | POLB     | -  |
| TRDDF_1                       | DFC       | K[1:0]    | _         | _        | DFD      | DFC      | DFB       | DFA      | -  |
| TRDSTR_01                     | _         | _         | _         | _        | CSTPN1   | CSTPN0   | STR1      | STR0     | Timer RD                                     |
| TRDMDR_01                     | BFD1      | BFC1      | BFD0      | BFC0     | _        | _        | _         | SYNC     | Unit 0                                       |
| TRDPMR_01                     | _         | PWMD1     | PWMC1     | PWMB1    | _        | PWMD0    | PWMC0     | PWMB0    | <ul> <li>(channels 0<br/>and 1 in</li> </ul> |
| TRDFCR_01                     | PWM3      | STCLK     | ADEG      | ADTRG    | OLS1     | OLS0     | СМ        | D[1:0]   | common)                                      |
| TRDOER1_01                    | ED1       | EC1       | EB1       | EA1      | ED0      | EC0      | EB0       | EA0      | -  |
| TRDOER2_01                    | РТО       | _         | _         | _        | _        | _        | _         | _        | -  |
| TRDOCR_01                     | TOD1      | TOC1      | TOB1      | TOA1     | TOD0     | TOC0     | TOB0      | TOA0     | -  |
| TRDADCR_01                    | ADTRGD1E  | ADTRGC1E  | ADTRGB1E  | ADTRGA1E | ADTRGD0E | ADTRGC0E | ADTRGB0E  | ADTRGA0E | -  |
| MSTPCR1                       | MSTWDT    | _         | MSTAD1    | MSTAD2*2 | MSTDA    | MSTDTC   | _         | _        | Power-dow                                    |
| MSTPCR2                       | MSTSCI3_1 | MSTSCI3_2 | MSTSCI3_3 | _        | _        | MSTICSU  | _         | _        | -  |

RENESAS

| Register<br>Abbrevi- |         |         |                       |          |                |          |         |         |            |
|----------------------|---------|---------|-----------------------|----------|----------------|----------|---------|---------|------------|
| ation                | Bit 7   | Bit 6   | Bit 5                 | Bit 4    | Bit 3          | Bit 2    | Bit 1   | Bit 0   | Module     |
| MSTPCR3              | MSTTMRA | MSTTMRB | MSTTMRC* <sup>3</sup> | MSTTMRD1 | MSTTMRD2<br>*1 | MSTTRMRG | _       | MSTTMRE | Power-down |
| PDR1                 | PDR17   | PDR16   | PDR15                 | PDR14*1  | PDR13          | PDR12    | PDR11   | PDR10*1 | I/O port   |
| PDR2                 | PDR27   | PDR26   | PDR25                 | PDR24    | PDR23          | PDR22    | PDR21   | PDR20   | -          |
| PDR3                 | PDR37   | PDR36   | PDR35                 | PDR34    | PDR33          | PDR32    | PDR31   | PDR30   | -          |
| PDR5                 | PDR57   | PDR56   | PDR55                 | PDR54    | PDR53          | PDR52    | PDR51   | PDR50   | -          |
| PDR6                 | PDR67   | PDR66   | PDR65                 | PDR64    | PDR63          | PDR62    | PDR61   | PDR60   | -          |
| PDR8                 | PDR87   | PDR86   | PDR85                 | _        | _              | _        | _       | _       | -          |
| PDR9*1               | PDR97   | PDR96   | PDR95                 | PDR94    | PDR93          | PDR92    | PDR91   | PDR90   | -          |
| PDRA                 | PDRA7   | PDRA6   | PDRA5                 | PDRA4    | PDRA3*1        | PDRA2*1  | PDRA1*1 | PDRA0*1 | -          |
| PDRB                 | PDRB7   | PDRB6   | PDRB5                 | PDRB4    | PDRB3          | PDRB2    | PDRB1   | PDRB0   | -          |
| PDRJ                 | _       | _       | _                     | _        | _              | _        | PDRJ1   | PDRJ0   | -          |
| PCR1                 | PCR17   | PCR16   | PCR15                 | PCR14*1  | PCR13          | PCR12    | PCR11   | PCR10*1 | -          |
| PCR2                 | PCR27   | PCR26   | PCR25                 | PCR24    | PCR23          | PCR22    | PCR21   | PCR20   | -          |
| PCR3                 | PCR37   | PCR36   | PCR35                 | PCR34    | PCR33          | PCR32    | PCR31   | PCR30   | -          |
| PCR5                 | PCR57   | PCR56   | PCR55                 | PCR54    | PCR53          | PCR52    | PCR51   | PCR50   | -          |
| PCR6                 | PCR67   | PCR66   | PCR65                 | PCR64    | PCR63          | PCR62    | PCR61   | PCR60   | -          |
| PCR8                 | PCR87   | PCR86   | PCR85                 | _        | _              | _        | _       | _       | -          |
| PCR9*1               | PCR97   | PCR96   | PCR95                 | PCR94    | PCR93          | PCR92    | PCR91   | PCR90   | -          |
| PCRA                 | PCRA7   | PCRA6   | PCRA5                 | PCRA4    | PCRA3*1        | PCRA2*1  | PCRA1*1 | PCRA0*1 | -          |
| PCRB                 | PCRB7   | PCRB6   | PCRB5                 | PCRB4    | PCRB3          | PCRB2    | PCRB1   | PCRB0   | -          |
| PCRJ                 | _       | _       | _                     | _        | _              | _        | PCRJ1   | PCRJ0   | -          |
|                      |         |         |                       |          |                |          |         |         |            |

Notes: 1. Not provided for the H8S/20103 Group. These addresses and bits are reserved.

2. Provided for the H8S/20223 Group. These bits for the other groups are reserved.

3. Provided for the H8S/20103 Group. These bits for the other groups are reserved.

- 4. Not provided for the H8S/20103 Group. These bits are reserved.
- 5. Not provided for the H8S/20103 Group. These addresses are reserved.
- 6. Provided for the H8S/20223 Group. These addresses for the other groups are reserved.
- 7. Provided for the H8S/20103 Group. These addresses for the other groups are reserved.





# Section 28 Electrical Characteristics

### 28.1 Absolute Maximum Ratings

#### Table 28.1 Absolute Maximum Ratings

| Item  |                              |                  | Value                         | Unit | Remark |
|---|------------------------------|------------------|-------------------------------|------|--------|
| Power supply vo   | oltage                       | V <sub>cc</sub>  | –0.3 to +6.5                  | V    | *1     |
| Analog power supply voltage   |                              | $AV_{cc}$        | –0.3 to +6.5                  | V    |        |
| Internal power s  | nternal power supply voltage |                  | -0.3 to +1.65                 | V    |        |
| Input voltage All pins (other<br>than AN pin, DA<br>pin, OSC1, and<br>X1) |                              | V <sub>IN</sub>  | -0.3 to V <sub>cc</sub> +0.3  | V    |        |
|   | AN pin, DA pin               | V <sub>IN</sub>  | –0.3 to AV <sub>cc</sub> +0.3 | V    |        |
|   | OSC1, X1                     | V <sub>IN</sub>  | -0.3 to +1.65                 | V    | *2     |
| OSC1  |                              | V <sub>IN</sub>  | –0.3 to $V_{cc}$ +0.3         | V    | *3     |
| Operating temperature   |                              | T <sub>opr</sub> | N version: -20 to +85         | °C   |        |
|   |                              |                  | D version: -40 to +85         | °C   |        |
| Storage tempera   | ature                        | T <sub>stg</sub> | -55 to +125                   | °C   |        |

Note: 1. Permanent damage may result if maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability.


 The OSC1 pin is used when the external oscillator function is selected. (PMRJ1 = 1, PMRJ0 = 1)


3. When the external clock input function is selected. (PMRJ1 = 0, PMRJ0 = 1)




# 28.2 Electrical Characteristics

### 28.2.1 Power Supply Voltage and Operating Ranges






### (2) Power Supply Voltage and Operating Frequency Range



### (3) Accuracy Guarantee Range of Analog Power Supply Voltage and A/D Converter





# **28.3 DC Characteristics**

### Table 28.2 DC Characteristics (1)

Unless otherwise indicated,  $V_{cc} = 2.7$  to 5.5 V,  $V_{ss} = 0.0$  V, VCC  $\ge$  AVCC, Ta = -20 to +85 °C (N version)/ -40 to +85 °C (D version)

|                       |                 |                          |  | Value               |      |  |                       |      |        |
|-----------------------|-----------------|--------------------------|--|---------------------|------|--|-----------------------|------|--------|
| Item                  | Symbol          | Applicable Pins          | Test Condition                                   | Min.                | Тур. |  | Max.                  | Unit | Remark |
| Input high<br>voltage | $V_{\text{IH}}$ | RES, NMI<br>IRQ0 to IRQ7 | $V_{cc}$ = 4.0 to 5.5 V                          | $V_{cc} 	imes 0.8$  | -    |  | V <sub>cc</sub> + 0.3 | v    |        |
|                       |                 | TRAIO, TRGB, FTCI,       |  | $V_{cc} \times 0.9$ |      |  | V <sub>cc</sub> + 0.3 | V    |        |
|                       |                 | TRGC, FTIOA,             |  | 00                  |      |  | 00                    |      |        |
|                       |                 | FTIOB, FTIOC,            |  |                     |      |  |                       |      |        |
|                       |                 | FTIOD, TRCOI,            |  |                     |      |  |                       |      |        |
|                       |                 | FTIOA0                   |  |                     |      |  |                       |      |        |
|                       |                 | FTIOB0, FTIOC0,          |  |                     |      |  |                       |      |        |
|                       |                 | FTIOD0, FTIOA1,          |  |                     |      |  |                       |      |        |
|                       |                 | FTIOB1, FTIOC1,          |  |                     |      |  |                       |      |        |
|                       |                 | FTIOD1, TRDOI_0,         |  |                     |      |  |                       |      |        |
|                       |                 | FTIOA2, FTIOB2,          |  |                     |      |  |                       |      |        |
|                       |                 | FTIOC2, FTIOD2,          |  |                     |      |  |                       |      |        |
|                       |                 | FTIOA3, FTIOB3,          |  |                     |      |  |                       |      |        |
|                       |                 | FTIOC3, FTIOD3,          |  |                     |      |  |                       |      |        |
|                       |                 | TRDOI_1, TCLKA           |  |                     |      |  |                       |      |        |
|                       |                 | TCLKB, TGIOA             |  |                     |      |  |                       |      |        |
|                       |                 | TGIOB, SCK3,             |  |                     |      |  |                       |      |        |
|                       |                 | SCK3_2, SCK3_3           |  |                     |      |  |                       |      |        |
|                       |                 | ADTRG1, ADTRG2           |  |                     |      |  |                       |      |        |
|                       |                 | RXD, RXD_2, RXD_3        |  |                     |      |  |                       |      |        |
|                       |                 | SCL, SDA, SSCK,          |  |                     |      |  |                       |      |        |
|                       |                 | SCS, SSI, SSO            |  |                     |      |  |                       |      |        |
|                       |                 | P10 to P17,              | $V_{\rm cc}$ = 4.0 to 5.5 V                      | $V_{cc} 	imes 0.7$  | —    |  | $V_{cc}$ + 0.3        | V    |        |
|                       |                 | P20 to P27, P30 to P37   |  | $V_{cc} \times 0.8$ |      |  | V <sub>cc</sub> + 0.3 | V    |        |
|                       |                 | P50 to P57, P60 to P67   |  |                     |      |  |                       | •    |        |
|                       |                 | P85 to P87, P90 to P97   |  |                     |      |  |                       |      |        |
|                       |                 | PA0 to PA7, PB0 to PB7   |  |                     |      |  |                       |      |        |
|                       |                 | PJ1, PJ0                 |  |                     |      |  |                       |      |        |
|                       |                 | OSC1                     | V <sub>cc</sub> = 4.0 to 5.5 V<br>PMRJ[1:0] = 01 | $V_{\rm cc} - 0.5$  | _    |  | V <sub>cc</sub> + 0.3 | V    |        |
|                       |                 |                          | PMRJ[1:0] = 01                                   | $V_{cc} - 0.3$      |      |  | V <sub>cc</sub> + 0.3 | V    |        |

Note: Connect the TEST pin to Vss.

|                      |                 |   |   |      | Value |                       |             |
|----------------------|-----------------|---|---|------|-------|-----------------------|-------------|
| Item                 | Symbol          | Applicable Pins   | Test Condition                                  | Min. | Тур.  | Max.                  | Unit Remark |
| Input low<br>voltage | V <sub>IL</sub> | RES, NMI<br>IRQ0 to IRQ7<br>TRAIO, TRGB, FTCI,<br>TRGC, FTIOA,<br>FTIOB, FTIOC,   | $V_{cc}$ = 4.0 to 5.5V                          | -0.3 |       | $V_{cc} \times 0.2$   | V           |
|                      |                 | FTIOD, TRCOI<br>FTIOD, TRCOI<br>FTIOA0<br>FTIOB0, FTIOC0,<br>FTIOD0, FTIOA1,<br>FTIOD1, TRDOI_0,<br>FTIOA2, FTIOB2,<br>FTIOC2, FTIOB2,<br>FTIOC2, FTIOB3,<br>FTIOC3, FTIOB3,<br>FTIOC3, FTIOB3,<br>TRDOI_1, TCLKA<br>TCLKB, TGIOA<br>TGIOB, SCK3,<br>SCK3_2, SCK3_3<br>ADTRG1, ADTRG2,<br>RXD, RXD_2, RXD_3,<br>SCL, SDA, SSCK, |   | -0.3 |       | V <sub>cc</sub> × 0.1 | V           |
|                      |                 | SCS, SSI, SSO<br>P10 to P17   |   |      |       |                       |             |
|                      |                 | P10 to P17<br>P20 to P27<br>P30 to P37<br>P50 to P57<br>P60 to P67<br>P85 to P87  | $V_{cc}$ = 4.0 to 5.5V                          | -0.3 | _     | $V_{cc} 	imes 0.3$    | v           |
|                      |                 | P90 to P97<br>PA0 to PA7<br>PB0 to PB7<br>PJ, PJ0   |   | -0.3 | _     | $V_{cc} 	imes 0.2$    | v           |
|                      |                 | OSC1  | V <sub>cc</sub> = 4.0 to 5.5V<br>PMRJ[1:0] = 01 | -0.3 | _     | 0.5                   | V           |
|                      |                 |   | PMRJ[1:0] = 01                                  | -0.3 |       | 0.3                   | V           |



|                     |              | Applicable               | Setting                       | Test                              |                      | Value                |      |      |                    |
|---------------------|--------------|--------------------------|-------------------------------|-----------------------------------|----------------------|----------------------|------|------|--------------------|
| ltem                | Symbol       | ••                       | Condition                     | Condition                         | Min.                 | Тур.                 | Max. | Unit | Remark             |
| Output high voltage | $V_{\rm OH}$ | P10 to P17               | PDVRn0 to 7 = 0               | V <sub>cc</sub> = 4.0 to<br>5.5 V | $V_{cc}$ –1.0        | _                    |      | V    |                    |
| vonago              |              | P20 to P27               | (n = 1, 2, 3, 5,              | –I <sub>он</sub> = 5.0mA          |                      |                      |      |      |                    |
|                     |              | P30 to P37               | (ii = 1, 2, 3, 3,<br>6, 8, 9) | $-I_{OH} = 0.1 \text{mA}$         | V <sub>cc</sub> -0.5 | _                    | _    | V    |                    |
|                     |              | P50 to P55               |                               | on                                | 00                   | . 4                  |      |      |                    |
|                     |              | P60 to P67               |                               |                                   |                      |                      |      |      |                    |
|                     |              | P85 to P87               | PDVRn0 to 7 =                 |                                   | —                    | $V_{cc}$ –1.5        | —    | V    | Reference          |
|                     |              | P90 to P97               | 1                             | 5.5V                              |                      |                      |      |      | value              |
|                     |              |                          | (n = 1, 2, 3, 5,<br>6, 8, 9)  | –I <sub>он</sub> =<br>20.0mA      |                      |                      |      |      |                    |
|                     |              |                          |                               | V <sub>cc</sub> = 4.0 to<br>5.5V  | -                    | V <sub>cc</sub> -1.0 | _    | V    | Reference<br>value |
|                     |              |                          |                               | –I <sub>он</sub> =<br>10.0mA      |                      |                      |      |      |                    |
|                     |              |                          |                               | V <sub>cc</sub> = 4.0 to<br>5.5V  |                      | V <sub>cc</sub> -0.5 | _    | V    | Reference<br>value |
|                     |              |                          |                               | -I <sub>он</sub> = 5.0mA          |                      |                      |      |      |                    |
|                     |              |                          |                               | – I <sub>он</sub> =<br>0.1mA      |                      | V <sub>cc</sub> -0.4 | —    | V    | Reference<br>value |
|                     |              | PA0 to PA7<br>PB0 to PB7 |                               | V <sub>cc</sub> = 4.0 to<br>5.5V  | V <sub>cc</sub> -1.0 | _                    |      | V    |                    |
|                     |              | PJ0, PJ1                 |                               | –I <sub>он</sub> = 5.0mA          |                      |                      |      |      |                    |
|                     |              |                          |                               | —I <sub>он</sub> = 0.1mA          | $V_{cc}$ –0.5        | —                    | —    | V    |                    |
|                     |              | P56, P57                 |                               | $4.0 \le V_{cc}$ $\le 5.5V$       | V <sub>cc</sub> -2.5 |                      |      | V    |                    |
|                     |              |                          |                               | -I <sub>он</sub> = 0.1mA          |                      |                      |      |      |                    |
|                     |              |                          |                               | 3.0 ≤ V <sub>cc</sub> < 4.0V      | V <sub>cc</sub> -2.0 | _                    | _    | V    |                    |
|                     |              |                          |                               | -I <sub>он</sub> = 0.1mA          |                      |                      |      |      |                    |

RENESAS

|            |                          | Applicable               | Setting                  | Test                                       |      | Value |      |      |                    |
|------------|--------------------------|--------------------------|--------------------------|--|------|-------|------|------|--------------------|
| ltem       | Symbol                   |                          | Condition                | Condition                                  | Min. | Тур.  | Max. | Unit | Remark             |
| Output low | V <sub>ol</sub>          | P10 to P17               | PDVRn0 to 7 =            |  | _    | _     | 0.6  | V    |                    |
| voltage    |                          | P20 to P27               | 0                        | 5.5V                                       |      |       |      |      |                    |
|            |                          | P30 to P37               | (n = 1, 2, 3, 5,         | I <sub>oL</sub> = 1.6mA                    |      |       |      |      |                    |
|            |                          | P50 to P57               | 6, 8, 9)                 | $I_{OL} = 0.4 \text{mA}$                   | —    | —     | 0.4  | v    |                    |
|            |                          | P60 to P67<br>P85 to P87 | PDVRn0 to 7 = 1          | DVRn0 to 7 = $V_{cc} = 4.0$ to 1.5<br>5.5V | ۷    |       |      |      |                    |
|            | P85 to P87<br>P90 to P97 | (n = 1, 2, 3, 5,         | I <sub>oL</sub> = 20.0mA |  |      |       |      |      |                    |
|            |                          | F90 to F9/               | 6, 8, 9)                 | $I_{OL} = 5.0 \text{mA}$                   | _    | -     | 1.0  | V    |                    |
|            |                          |                          |                          | V <sub>cc</sub> = 4.0 to<br>5.5V           | -    | 0.6   |      | V    | Reference<br>value |
|            |                          |                          |                          | I <sub>oL</sub> = 1.6mA                    |      |       |      |      |                    |
|            |                          |                          |                          | $I_{OL} = 0.4 \text{mA}$                   |      | 0.4   | _    | V    | Reference<br>value |
|            |                          | PA0 to PA7<br>PB0 to PB7 |                          | V <sub>cc</sub> = 4.0 to<br>5.5V           | -    |       | 0.6  | V    |                    |
|            |                          | PJ0, PJ1                 |                          | $I_{OL} = 1.6 \text{mA}$                   |      |       |      |      |                    |
|            |                          | , .                      |                          | I <sub>oL</sub> = 0.4mA                    |      | _     | 0.4  | V    |                    |
|            |                          | SCL, SDA                 |                          | V <sub>cc</sub> = 4.0 to<br>5.5V           |      |       | 0.6  | V    |                    |
|            |                          |                          |                          | I <sub>oL</sub> = 6.0mA                    |      |       |      |      |                    |
|            |                          |                          |                          | I <sub>oL</sub> = 3.0mA                    |      | —     | 0.4  | V    |                    |



|              |                 | Applicable                       |                                    |      | Value | •   |      |        |
|--------------|-----------------|----------------------------------|------------------------------------|------|-------|-----|------|--------|
| Item         | Symbol          | Pins                             | Test Condition                     | Min. | Тур.  | Max | Unit | Remark |
| Input/output | I <sub>IL</sub> | NMI, IRQ0 to IRQ7                | $V_{_{\rm IN}} = 0.5 \text{ V to}$ |      | _     | 1.0 | μA   |        |
| leakage      |                 | TRAIO,TRGB,<br>FTCI, TRGC, FTIOA | (V <sub>cc</sub> - 0.5 V)          |      |       |     |      |        |
| current      |                 | FTIOB, FTIOC,                    |                                    |      |       |     |      |        |
|              |                 | FTIOD, TRCOI,                    |                                    |      |       |     |      |        |
|              |                 | FTIOA0, FTIOB0,                  |                                    |      |       |     |      |        |
|              |                 | FTIOC0, FTIOD0,                  |                                    |      |       |     |      |        |
|              |                 | FTIOA1, FTIOB1,                  |                                    |      |       |     |      |        |
|              |                 | FTIOC1, FTIOD1                   |                                    |      |       |     |      |        |
|              |                 | TRDOI_0, FTIOA2                  |                                    |      |       |     |      |        |
|              |                 | FTIOB2, FTIOC2,                  |                                    |      |       |     |      |        |
|              |                 | FTIOD2                           |                                    |      |       |     |      |        |
|              |                 | FTIOA3, FTIOB3,                  |                                    |      |       |     |      |        |
|              |                 | FTIOC3, FTIOD3                   |                                    |      |       |     |      |        |
|              |                 | TRDOI_1, TCLKA                   |                                    |      |       |     |      |        |
|              |                 | TCLKB, TGIOA                     |                                    |      |       |     |      |        |
|              |                 | TGIOB, SCK3                      |                                    |      |       |     |      |        |
|              |                 | SCK3_2, SCK3_3                   |                                    |      |       |     |      |        |
|              |                 | ADTRG1, ADTRG2<br>RXD, RXD_2,    |                                    |      |       |     |      |        |
|              |                 | RXD_3                            |                                    |      |       |     |      |        |
|              |                 | SCL, SDA                         |                                    |      |       |     |      |        |
|              |                 | SSCK, SCS                        |                                    |      |       |     |      |        |
|              |                 | SSI, SSO, OSC1                   |                                    |      |       |     |      |        |
|              |                 | P10 to P17                       | -                                  |      |       |     |      |        |
|              |                 | P20 to P27                       |                                    |      |       |     |      |        |
|              |                 | P30 to P37                       |                                    |      |       |     |      |        |
|              |                 | P50 to P57                       |                                    |      |       |     |      |        |
|              |                 | P60 to P67                       |                                    |      |       |     |      |        |
|              |                 | P85 to P87                       |                                    |      |       |     |      |        |
|              |                 | P90 to P97                       |                                    |      |       |     |      |        |
|              |                 | PA0 to PA7                       |                                    |      |       |     |      |        |
|              |                 | PB0 to PB7                       |                                    |      |       |     |      |        |
|              |                 | PJ1, PJ0                         |                                    |      |       |     |      |        |

|                               |                   | Applicable                                    |  |      | Value |       |       |                     |
|-------------------------------|-------------------|---|--|------|-------|-------|-------|---------------------|
| Item                          | Symbol            | Pins  | Test Condition   | Min. | Тур.  | Max   | Unit  | Remark              |
| Pull-up MOS                   | –lp               | P10 to P17                                    | $V_{cc} = 5.0 V,$  | 40.0 |       | 200.0 | μA    |                     |
| current                       |                   | P20 to P27                                    | V <sub>IN</sub> = 0.0 V  |      |       |       |       |                     |
|                               |                   | P30 to P37                                    | $V_{cc} = 3.0 V,$  | —    | 40.0  | —     | μA    | Reference           |
|                               |                   | P50 to P57                                    | $V_{_{\rm IN}} = 0.0 \ V$  |      |       |       | value |                     |
|                               |                   | P60 to P67                                    |  |      |       |       |       |                     |
|                               |                   | P85 to P87                                    |  |      |       |       |       |                     |
|                               |                   | P90 to P97                                    |  |      |       |       |       |                     |
|                               |                   | PA0 to PA7                                    |  |      |       |       |       |                     |
|                               |                   | PB0 to PB7                                    |  |      |       |       |       |                     |
|                               |                   | PJ1, PJ0                                      |  |      |       |       |       |                     |
| Input<br>capacitance          | C <sub>IN</sub>   | All input pins<br>except power<br>supply pins | $\begin{split} \varphi &= 1 \text{MHz}, \\ V_{\text{IN}} &= 0.0 \text{ V}, \\ \text{Ta} &= 25^{\circ}\text{C} \end{split}$ | -    |       | 15.0  | pF    |                     |
| Active mode<br>supply current | I <sub>OPE1</sub> | V <sub>cc</sub>                               | Active mode 1,<br>$\phi_{osc} = 20MHz$   | -    | T.B.D | T.B.D | mA    | *                   |
|                               |                   |   | Active mode 1,<br>$\phi_{osc} = 10MHz$   | -    | T.B.D | _     | mA    | Reference<br>value* |
|                               | I <sub>OPE2</sub> | V <sub>cc</sub>                               | Active mode 2,<br>$\phi_{osc} = 20MHz$   | _    | T.B.D | T.B.D | mA    | *                   |
|                               |                   |   | Active mode 2,<br>$\phi_{osc} = 10MHz$   | _    | T.B.D | _     | mA    | Reference<br>value* |
|                               | I <sub>OPE3</sub> | V <sub>cc</sub>                               | Active mode 3,<br>$\phi_{osc} = 20MHz$   | _    | T.B.D | T.B.D | mA    | *                   |
|                               |                   |   | Active mode 3,<br>$\phi_{osc} = 10MHz$   | _    | T.B.D | —     | mA    | Reference<br>value* |
|                               | I <sub>OPE4</sub> | V <sub>cc</sub>                               | Active mode 4,<br>$\phi_{SUB} = 32 \text{kHz}$   | —    | T.B.D | —     | mA    | *                   |
|                               | I <sub>OPE5</sub> | V <sub>cc</sub>                               | Active mode 5,<br>$\phi_{SUB} = 32 \text{kHz}$   | —    | T.B.D | —     | mA    | Reference<br>value* |



|                                  |                     | Applicable      |  |      | Value |       |      |                     |
|----------------------------------|---------------------|-----------------|--|------|-------|-------|------|---------------------|
| Item                             | Symbol              | Pins            | <b>Test Condition</b>                                      | Min. | Тур.  | Max   | Unit | Remark              |
| Sleep mode<br>supply current     | I <sub>SLEEP1</sub> | V <sub>cc</sub> | Sleep mode 1,<br>$\phi_{osc} = 20MHz$                      | —    | T.B.D | T.B.D | mA   | *                   |
|                                  |                     |                 | Sleep mode 1,<br>$\phi_{osc} = 10MHz$                      | _    | T.B.D | -     | mA   | Reference<br>value* |
|                                  | I <sub>SLEEP2</sub> | V <sub>cc</sub> | Sleep mode 2,<br>$\phi_{osc} = 20MHz$                      | _    | T.B.D | T.B.D | mA   | *                   |
| _                                |                     |                 | Sleep mode 2,<br>$\phi_{osc} = 10MHz$                      |      | T.B.D | -     | mA   | Reference<br>value* |
|                                  | I <sub>SLEEP3</sub> | V <sub>cc</sub> | Sleep mode 3,<br>$\phi_{osc} = 20MHz$                      | _    | T.B.D | T.B.D | mA   | *                   |
|                                  |                     |                 | Sleep mode 3,<br>$\phi_{osc} = 10MHz$                      |      | T.B.D | -     | mA   |                     |
|                                  | I <sub>SLEEP4</sub> | V <sub>cc</sub> | Sleep mode 4,<br>$\phi_{sub} = 32 kHz$                     | -    | T.B.D | _     | mA   | *                   |
|                                  | I <sub>SLEEP5</sub> | V <sub>cc</sub> | Sleep mode 5,<br>$\phi_{sub} = 32 kHz$                     | -    | T.B.D |       | mA   | Reference<br>value* |
| Standby mode<br>supply current   | I <sub>stby</sub>   | V <sub>cc</sub> | Ta ≤ 50 °C when<br>32-kHZ crystal<br>resonator not<br>used | _    | _     | T.B.D | μA   | *                   |
|                                  |                     |                 | Ta > 50 °C when<br>32-kHZ crystal<br>resonator not<br>used | _    |       | T.B.D | μΑ   |                     |
| RAM data<br>retaining<br>voltage | V <sub>RAM</sub>    | V <sub>cc</sub> |  | 2.0  | _     | —     | V    |                     |



| Mode          | RES Pin         | Internal State                                  | PSCSTP | Other Pins      | Oscillator Pins  |
|---------------|-----------------|---|--------|-----------------|--|
| Active mode 1 | $V_{cc}$        | Operating ( $\phi = \phi_{osc}$ )               | 0      | V <sub>cc</sub> | Main clock oscillator: Ceramic resonator or crystal resonator  |
| Active mode 2 | _               | Operating ( $\phi = \phi_{osc}/64$ )            | 0      | -               | Subclock oscillator: Pin X1 = $V_{ss}$                         |
| Active mode 3 | _               | Operating ( $\phi = \phi_{osc}/128$ )           | 0      |                 |  |
| Sleep mode 1  | V <sub>cc</sub> | Only timers operating                           | 0      | V <sub>cc</sub> |  |
| Sleep mode 2  | -               | Only timers operating $(\phi = \phi_{osc}/64)$  | 0      |                 |  |
| Sleep mode 3  | -               | Only timers operating $(\phi = \phi_{osc}/128)$ | 0      |                 |  |
| Active mode 4 | $V_{cc}$        | Operating ( $\phi = \phi_{sub}$ )               | 1      | V <sub>cc</sub> | Main clock oscillator: Ceramic                                 |
| Active mode 5 | _               | Operating ( $\phi = \phi_{sub} / 8$ )           | 1      |                 | resonator or crystal resonator<br>Subclock oscillator: Crystal |
| Sleep mode 4  | $V_{cc}$        | Only timers operating $(\phi = \phi_{sub})$     | 1      | V <sub>cc</sub> | resonator  |
| Sleep mode 5  | -               | Only timers operating $(\phi = \phi_{sub} / 8)$ | 1      |                 |  |
| Standby mode  | V <sub>cc</sub> | Both CPU and timers stopped.                    |        | V <sub>cc</sub> | Main clock oscillator: Ceramic resonator or crystal resonator  |
|               |                 |   |        |                 | Subclock oscillator: Pin X1 = $V_{ss}$                         |



### Table 28.3 DC Characteristics (2)

|   |                 | Applicable     | Setting             | Test                              |      | Value | •    |      |
|---|-----------------|----------------|---------------------|-----------------------------------|------|-------|------|------|
| Item                                    | Symbol          | Pins           | Conditions          | Conditions                        | Min. | Тур.  | Max. | Unit |
| Allowable output                        | I <sub>ol</sub> | P10 to P17     | PDVRn0 to $7 = 0$   | $V_{\rm cc}$ = 4.0 to             |      | -     | 2.0  | mA   |
| low current<br>(per pin)                |                 | P20 to P27     | (n = 1, 2, 3, 5, 6, | 5.5 V                             |      |       |      |      |
|   |                 | P30 to P37     | 8, 9, J)            |                                   | _    | —     | 0.5  | mA   |
|   |                 | P50 to P57     |                     |                                   |      |       |      |      |
|   |                 | P60 to P67     | PDVRn0 to $7 = 1$   | $V_{cc} = 4.0$ to                 |      | _     | 20.0 | mA   |
|   |                 | P85 to P87     | (n = 1, 2, 3, 5, 6, | 5.5 V                             |      |       |      |      |
|   |                 | P90 to P97     | 8, 9, J)            |                                   | _    |       | 5.0  | mA   |
|   |                 | PJ0, PJ1       |                     |                                   |      |       |      |      |
|   |                 | PA0 to PA7,    | -                   | $V_{cc} = 4.0$ to                 | —    | —     | 2.0  | mA   |
|   |                 | PB0 to PB7     |                     | 5.5 V                             |      |       |      |      |
|   |                 |                |                     |                                   |      |       | 0.5  | mA   |
|   |                 | SCL, SDA       |                     | V <sub>cc</sub> = 4.0 to<br>5.5 V | —    | —     | 6.0  | mA   |
| Allowable output<br>low current (total) | $\Sigma I_{OL}$ | All input pins | -                   | V <sub>cc</sub> = 4.0 to<br>5.5 V |      |       | 80   | mA   |
|   |                 |                |                     |                                   | _    |       | 40   | mA   |



|                                  |                      | Applicable     | Setting             | Test                              | _    | Value | •    |      |
|----------------------------------|----------------------|----------------|---------------------|-----------------------------------|------|-------|------|------|
| ltem                             | Symbol               | Pins           | Conditions          | Conditions                        | Min. | Тур.  | Max. | Unit |
| Allowable output                 | _I <sub>он</sub>     | P10 to P17     | PDVRn0 to $7 = 0$   | $V_{\rm cc}$ = 4.0 to             | _    |       | 5.0  | mA   |
| high current<br>(per pin)        |                      | P20 to P27     | (n = 1, 2, 3, 5, 6, | 5.5 V                             |      |       |      |      |
| (per pin)                        |                      | P30 to P37     | 8, 9, J)            |                                   | _    |       | 0.2  | mA   |
|                                  |                      | P50 to P55     |                     |                                   |      |       |      |      |
|                                  |                      | P60 to P67     | PDVRn0 to $7 = 1$   | $V_{cc} = 4.0$ to                 | -    | _     | 20.0 | mA   |
|                                  |                      | P85 to P87     | (n = 1, 2, 3, 5, 6, | 5.5 V                             |      |       |      |      |
|                                  |                      | P90 to P97     | 8, 9, J)            |                                   | -    |       | 5.0  | mA   |
|                                  |                      | PJ0, PJ1       |                     |                                   |      |       |      |      |
|                                  |                      | PA0 to PA7,    |                     | $V_{\rm cc}$ = 4.0 to             |      | —     | 5.0  | mA   |
|                                  |                      | PB0 to PB7     |                     | 5.5 V                             |      |       |      |      |
|                                  |                      |                |                     |                                   | _    |       | 0.2  | mA   |
|                                  |                      | P56, P57       |                     | V <sub>cc</sub> = 4.0 to<br>5.5 V | _    | —     | 0.4  | mA   |
|                                  |                      |                |                     |                                   |      | _     | 0.2  | mA   |
| Allowable output<br>high current | $  -\Sigma I_{OH}  $ | All input pins |                     | V <sub>cc</sub> = 4.0 to<br>5.5 V |      | —     | 80   | mA   |
| (total)                          |                      |                |                     |                                   |      | _     | 40   | mA   |



# 28.4 AC Characteristics

### Table 28.4 AC Characteristics

|  |                         | Applicable | Test                              |      | Value  |       |   | Reference      |
|--|-------------------------|------------|-----------------------------------|------|--------|-------|---|----------------|
| Item   | Symbol                  | ••         | Conditions                        | Min. | Тур.   | Max.  | Unit  | Figure         |
| Oscillation frequency of the main oscillator                             | \$\phi_osc              | OCS1, OSC2 |                                   | 4.0  |        | 20.0  | MHz   |                |
| Oscillation frequency of the subclock oscillator                         | $\varphi_{sub}$         | X1, XC     |                                   | -    | 32.768 | 7     | MHz   |                |
| Oscillation frequency of the low-speed on-chip oscillator                | $\varphi_{\text{loco}}$ |            |                                   | 25   | 125    | 225   | kHz   |                |
| Oscillation stabilization time<br>of the low-speed on-chip<br>oscillator | t <sub>rc</sub>         |            |                                   | -    | _      | T.B.D | μs  |                |
| Cycle time of the system reference clock ( $\phi_{\text{base}}$ )        | t <sub>base</sub>       |            |                                   | 1    | _      | 1     | φ <sub>osc</sub><br>φ <sub>sub</sub><br>φ <sub>loco</sub> |                |
|  |                         |            |                                   | 2    | _      | 2     | $\varphi_{\text{hoco}}$                                   | -              |
| Cycle time of the system   | t <sub>cyc</sub>        |            |                                   | 1    | _      | 128   | $t_{_{base}}$   | *1             |
| clock (ø)  |                         |            |                                   |      | _      | 244.2 | μs  |                |
| Cycle time of the instruction  |                         |            |                                   | 1    | —      |       | $\mathbf{t}_{_{\mathrm{cyc}}}$                            |                |
| Oscillation stabilization time (crystal resonator)                       | t <sub>rc</sub>         | OSC1, OSC2 |                                   | _    | —      | 6.5   | ms  | Figure<br>28.3 |
| Oscillation stabilization time (ceramic resonator)                       | t <sub>rc</sub>         | OSC1, OSC2 |                                   | _    | _      | 6.5   | ms  | -              |
| Oscillation stabilization time   | t <sub>rcx</sub>        | X1, X2     |                                   | _    | _      | 2.0   | S   |                |
| External clock high width  | t <sub>cph</sub>        | OSC1       | V <sub>cc</sub> = 4.0 to<br>5.5 V | 20.0 |        | —     | ns  | Figure<br>28.1 |
|  |                         |            |                                   | 40.0 | _      | _     | ns  | -              |
| External clock low width   | t <sub>CPL</sub>        | OSC1       | V <sub>cc</sub> = 4.0 to<br>5.5 V | 20.0 |        | _     | ns  | -              |
|  |                         |            |                                   | 40.0 | _      | _     | ns  |                |

|                             |                   |  | Test  |       | Value | •    |  | Reference   |
|-----------------------------|-------------------|--|---|-------|-------|------|--|-------------|
| Item                        | Symbol            | Applicable Pins  |   | Min.  | Min.  | Min. | Unit                                       | Figure      |
| External clock rising time  | t <sub>cPr</sub>  | OSC1   | V <sub>cc</sub> = 4.0 to<br>5.5 V             | _     | —     | 10.0 | ns   | Figure 28.1 |
|                             |                   |  |   | _     | _     | 15.0 | ns   |             |
| External clock falling time | t <sub>cPf</sub>  | OSC1   | V <sub>cc</sub> = 4.0 to<br>5.5 V             | _     | _     | 10.0 | ns   |             |
|                             |                   |  |   | _     | —     | 15.0 | ns   |             |
| RES pin low width           | t <sub>rel1</sub> | RES  | At power-on or<br>in mode other<br>than below | T.B.D |       | -    | ms   | Figure 28.2 |
|                             | t <sub>REL2</sub> | -  | In active mode or sleep mode                  | T.B.D | 7     | 7    | ms   | -           |
| Width at high level for     | t <sub>IH</sub>   | NMI  |   | T.B.D | 7     | _    |  | Figure 28.4 |
| nput pins                   |                   | IRQ0 to IRQ7   |   | T.B.D | -     |      |  | -           |
|                             |                   | FTIOA to FTIOD,<br>FTIOA0 to FTIOD0,<br>FTIOA1 to FTIOD1,<br>FTIOA2 to FTIOD2,<br>FTIOA3 to FTIOD3,<br>FTCI, TRGC,<br>TRCOI, TRDOI_0,<br>TRDOI_1, TCLKA,<br>TCLKB, TGIOA,<br>TGIOB |   | 3     |       |      | $\substack{\varphi_{tcyc}\\\varphi 40*^2}$ | -           |
|                             |                   | ADTRG,<br>ADTRG_2  |   | 3     | _     | _    | t <sub>cyc</sub>                           |             |
|                             |                   |  |   |       |       |      |  |             |



|                        |                 |                   | Test       |       | Value | •    |                      | Reference   |
|------------------------|-----------------|-------------------|------------|-------|-------|------|----------------------|-------------|
| Item                   | Symbol          | Applicable Pins   | Conditions | Min.  | Тур.  | Max. | Unit                 | Figure      |
| Width at low level for | t <sub>iL</sub> | NMI               |            | T.B.D | _     |      |                      | Figure 28.4 |
| input pins             |                 | IRQ0 to IRQ7      |            | T.B.D | _     |      |                      | _           |
|                        |                 | FTIOA to FTIOD,   |            | 3     | _     | _    | $\phi_{tcyc}$        |             |
|                        |                 | FTIOA0 to FTIOD0, |            |       |       |      | ¢40*²                |             |
|                        |                 | FTIOA1 to FTIOD1, |            |       |       |      | Ψ.0                  |             |
|                        |                 | FTIOA2 to FTIOD2, |            |       |       |      |                      |             |
|                        |                 | FTIOA3 to FTIOD3, |            |       |       |      |                      |             |
|                        |                 | FTCI, TRGC,       |            |       |       |      |                      |             |
|                        |                 | TRCOI, TRDOI_0,   |            |       |       |      |                      |             |
|                        |                 | TRDOI_1, TCLKA,   |            |       |       |      |                      |             |
|                        |                 | TCLKB, TGIOA,     |            |       |       |      |                      |             |
|                        |                 | TGIOB             |            |       |       |      |                      |             |
|                        |                 | ADTRG, ADTRG_2    |            | 3     |       | _    | $\varphi_{\rm tcyc}$ | _           |

Note: 1. Determined by settings of the system clock control register (SYSCCR), power-down control register 1 (LPCR1), and power-down control register (LPCR2).

2. When the internal  $\varphi40$  clock is selected as the counter clock.



### Table 28.5 Timing of I<sup>2</sup>C Bus Interface

|   |                                 |                   | Value                  |      |            |      | Reference   |
|---|---------------------------------|-------------------|------------------------|------|------------|------|-------------|
| Item  | Symbol                          | Test Conditions   | Min.                   | Тур. | Max.       | Unit | Figure      |
| SCL input cycle time                                | $\mathbf{t}_{_{\mathrm{SCL}}}$  |                   | $12t_{cyc} + 600$      | _    |            | ns   | Figure 28.5 |
| SCL input high width                                | $\mathbf{t}_{_{\mathrm{SCLH}}}$ |                   | $3t_{cyc} + 300$       | —    | $\sim$     | ns   |             |
| SCL input low width                                 | t <sub>scll</sub>               |                   | $5t_{cyc}$ + 300       | -    | -          | ns   |             |
| Falling time for SCL and SDA inputs                 | t <sub>sf</sub>                 |                   | —                      |      | 300        | ns   | -           |
| Pulse width of spike on SCL and SD to be suppressed | t <sub>sp</sub>                 |                   | -                      | H    | $1t_{cyc}$ | ns   | -           |
| SDA input bus-free time                             | $t_{_{BUF}}$                    |                   | 5t <sub>cyc</sub>      | -    | _          | ns   | -<br>-      |
| Start condition input hold time                     | t <sub>stah</sub>               |                   | 3t <sub>cyc</sub>      | _    | _          | ns   |             |
| Repeated start condition input setup time           | $\mathbf{t}_{\text{stas}}$      |                   | 3t <sub>cyc</sub>      | _    | _          | ns   | -           |
| Stop condition input setup time                     | t <sub>stos</sub>               |                   | 3t <sub>cyc</sub>      | _    | _          | ns   |             |
| Data-input setup time                               | $\mathbf{t}_{_{\mathrm{SDAS}}}$ |                   | 1t <sub>cyc</sub> + 20 | _    | _          | ns   |             |
| Data-input hold time                                | t <sub>sdah</sub>               |                   | 0                      | _    | _          | ns   |             |
| Capacitive load of SCL and SDA                      | Cb                              |                   | 0                      | —    | 400        | pF   | -           |
| Falling time of SCL and SDA                         | t <sub>sf</sub>                 | Vcc = 4.0 to 5.5V |                        | _    | 250        | ns   | -<br>-      |
| outputs   |                                 |                   |                        |      | 300        | ns   | -           |



### Table 28.6 Timing of Serial Communication Interface (SCI)

|               |                      |                                | Applicable | Test               | _     | Value |      |                   | Reference |
|---------------|----------------------|--------------------------------|------------|--------------------|-------|-------|------|-------------------|-----------|
| ltem          |                      | Symbol                         | Pins       | Conditions         | Min.  | Тур.  | Max. | Unit              | Figure    |
| Input clock   | Asynchronous         | t <sub>scyc</sub>              | SCK3       |                    | 4     | _     |      | t <sub>cyc</sub>  | Figure    |
|               | Clock<br>synchronous | -                              |            |                    | 6     | -     | -    | t <sub>cyc</sub>  | 28.6      |
| Input clock p | oulse width          | t <sub>scкw</sub>              | SCK3       |                    | 0.4   | -     | 0.6  | t <sub>scyc</sub> | _         |
|               | ta delay time        | $\mathbf{t}_{_{\mathrm{TXD}}}$ | TXD        | Vcc = 4.0 to 5.5 V | - (   | -     | 1    | t <sub>cyc</sub>  | Figure    |
| (clock synch  | ronous)              |                                |            |                    | _     | -     | 1    | t <sub>cyc</sub>  | 28.7      |
| Receive data  |                      | t <sub>RXS</sub>               | RXD        | Vcc = 4.0 to 5.5 V | 50.0  | -     | _    | ns                | -         |
| (clock synch  | ronous)              |                                |            |                    | 100.0 | -     | _    | ns                | -         |
| Receive data  |                      | t <sub>RXH</sub>               | RXD        | Vcc = 4.0 to 5.5 V | 50.0  |       | _    | ns                | _         |
| (clock synch  | ronous)              |                                |            |                    | 100.0 |       | _    | ns                | _         |



#### Table 28.7 Timing of Synchronous Serial Communication Unit (SSU)

Unless otherwise indicated, VCC = 2.7 to 5.5 V, VSS = 0.0 V, Ta = -20 to +85 °C (N version)/ -40 to +85 °C (D version),  $C_L = 100 \text{ pF}$ 

|                     |        |                     | Applicable | Test       | Value                     |      |                     |                             | Reference        |
|---------------------|--------|---------------------|------------|------------|---------------------------|------|---------------------|-----------------------------|------------------|
| ltem                |        | Symbol              | ••         | Conditions | Min.                      | Тур. | Max.                | Unit                        | Figure           |
| Clock cycle         |        | t <sub>sucyc</sub>  | SSCK       |            | 4                         | _    | -                   | t <sub>cyc</sub>            | Figures          |
| Clock high pulse w  | vidth  | t <sub>HI</sub>     | SSCK       |            | 0.4                       | -    | 0.6                 | t <sub>sucyc</sub>          | 28.8 to<br>28.12 |
| Clock low pulse wi  | dth    | t <sub>LO</sub>     | SSCK       |            | 0.4                       | -    | 0.6                 | t <sub>sucyc</sub>          | - 20.12          |
| Clock rising time   | Master | t <sub>rise</sub>   | SSCK       |            | —                         | -    | 1                   | t <sub>cyc</sub>            | -                |
|                     | Slave  | _                   |            |            | -                         | -    | 1.0                 | μs                          | _                |
| Clock falling time  | Master | t <sub>FALL</sub>   | SSCK       |            | -                         | -    | 1                   | t <sub>cvc</sub>            |                  |
|                     | Slave  | _                   |            |            | -                         | -    | 1.0                 | μs                          | _                |
| Data input setup ti | me     | t <sub>su</sub>     | SSO        |            | 100                       |      | _                   | ns                          |                  |
|                     |        |                     | SSI        |            |                           |      |                     |                             | _                |
| Data input hold tim | e      | t <sub>H</sub>      | SSO        |            | 1                         | —    | —                   | $\mathbf{t}_{\mathrm{cyc}}$ |                  |
|                     |        |                     | SSI        |            |                           |      |                     |                             | _                |
| SCS setup time      | Slave  | $\mathbf{t}_{LEAD}$ | SCS        |            | 1t <sub>cyc</sub> +       | —    | —                   | ns                          |                  |
|                     |        |                     |            |            | 50                        |      |                     |                             | -                |
| SCS hold time       | Slave  | t <sub>lag</sub>    | SCS        |            | 1t <sub>сус</sub> +<br>50 | _    | _                   | ns                          |                  |
| Data output delay   | time   | t <sub>op</sub>     | SSO        |            | _                         | _    | 1                   | t <sub>cyc</sub>            | -                |
|                     |        | 00                  | SSI        |            |                           |      |                     | 010                         |                  |
| Slave access time   |        | t <sub>sA</sub>     | SSI        |            | _                         | _    | 1.5t <sub>cyc</sub> | ns                          | _                |
|                     |        |                     |            |            |                           |      | + 100               |                             | _                |
| Slave out release t | ime    | t <sub>or</sub>     | SSI        |            | _                         | _    | 1.5t <sub>cyc</sub> | ns                          |                  |
|                     |        |                     |            |            |                           |      | + 100               |                             |                  |



# 28.5 A/D Converter Characteristics

#### Table 28.8 A/D Converter Characteristics

Unless otherwise indicated,  $V_{cc} = 2.7$  to 5.5 V,  $V_{ss} = AV_{ss} = 0.0$  V, VCC  $\ge$  AVCC, Ta = -20 to +85 °C (N version)/ -40 to +85 °C (D version)

|                                      |                   | Applicable        | Test                             |              | Value |               |      |                                   |
|--------------------------------------|-------------------|-------------------|----------------------------------|--------------|-------|---------------|------|-----------------------------------|
| Item                                 | Symbol            |                   | Conditions                       | Min.         | Тур.  | Max.          | Unit | Remarks                           |
| Analog power supply voltage          | AVcc              | AVcc              |                                  | 2.7          | Vcc   | 5.5           | V    | *1                                |
| Analog input voltage                 | $AV_{\rm in}$     | AN0 to<br>AN11    |                                  | Vss<br>- 0.3 | 7     | Avcc<br>+ 0.3 | V    |                                   |
|                                      |                   | AN0_2 to<br>AN3_2 |                                  |              |       |               |      |                                   |
| Analog power supply current          | $AI_{OPE}$        | AVcc              | AVcc = 5.0V<br>$f_{osc} = 20MHz$ | -            |       | T.B.D         | mA   |                                   |
|                                      | AI                | AVcc              |                                  |              | T.B.D | —             | μA   | * <sup>2</sup> Reference<br>value |
|                                      | $AI_{_{STOP2}}$   | AVcc              |                                  |              |       | T.B.D         | μA   | *3                                |
| Analog input capacitance             | C <sub>AIN</sub>  | AN0 to<br>AN11    |                                  |              | _     | 30.0          | pF   |                                   |
|                                      |                   | AN0_2 to<br>AN3_2 |                                  |              |       |               |      |                                   |
| Permissible signal source impedance  | R <sub>AIN</sub>  | AN0 to<br>AN11    |                                  | —            | —     | 5.0           | kΩ   |                                   |
|                                      |                   | AN0_2 to<br>AN3_2 |                                  |              |       |               |      |                                   |
| Resolution (data length)             |                   |                   |                                  | 10           | 10    | 10            | bit  |                                   |
| Conversion time                      | t <sub>conv</sub> |                   |                                  | 2.0          | —     | 43            | μs   |                                   |
| A/D conversion mode<br>(single mode) |                   | AN0 to<br>AN11    | AVcc = 2.7 to<br>5.5V            |              |       |               |      |                                   |
| Nonlinearity error                   |                   | AN0_2 to          |                                  | _            | _     | T.B.D         | LSB  |                                   |
| Offset error                         |                   | AN3_2             |                                  |              | _     | T.B.D         | LSB  |                                   |
| Full-scale error                     |                   | -                 |                                  |              | _     | T.B.D         | LSB  |                                   |
| Quantization error                   |                   | -                 |                                  | _            |       | T.B.D         | LSB  |                                   |
| Absolute precision                   |                   | -                 |                                  | _            | _     | T.B.D         | LSB  |                                   |

Note: 1. Connect AVcc to Vcc when the A/D converter is not used.

- 2. Al<sub>stop1</sub> is the current flowing while the A/D converter is idle and the chip is in active mode or sleep mode.
- 3. Al<sub>STOP2</sub> is the current flowing while the A/D converter is idle and the chip is in the reset state or in standby mode



# 28.6 D/A Converter Characteristics

### Table 28.9 D/A Converter Characteristics

|                             |        | Applicable |                          |      | Value |       |      |         |
|-----------------------------|--------|------------|--------------------------|------|-------|-------|------|---------|
| Item                        | Symbol | ••         | Test Conditions          | Min. | Тур.  | Max.  | Unit | Remarks |
| Analog power supply voltage | AVcc   | AVcc       |                          | 2.7  | Vcc   | 5.5   | V    |         |
| Resolution                  |        |            |                          | 8    | 8     | 8     | bit  |         |
| Conversion time             |        | DA0 to DA1 |                          | _    | 40    | 3     | μs   |         |
| Absolute precision          |        | DA0 to DA1 | Load resistance =<br>2MΩ |      | 5     | T.B.D | LSB  |         |



# 28.7 Flash Memory Characteristics

#### **Table 28.10 Flash Memory Characteristics**

|   |                | Test |             |                     | ١    | /alue          |        |
|---|----------------|------|-------------|---------------------|------|----------------|--------|
| Item  | Symbol         |      | Target Area | Min.                | Тур. | Max.           | Unit   |
| Number of times                                   |                |      | Program ROM | 1000* <sup>2</sup>  | _    | _ <            | Times  |
| programming/erasing is<br>performed* <sup>1</sup> |                |      | Data Flash  | 10000* <sup>2</sup> | 7    | -              | _      |
| Programming time (per 4                           |                |      | Program ROM | -                   | 150  | —              | μs     |
| bytes)  |                |      | Data Flash  | _                   | 300  | _              |        |
| Lock-bit programming time                         |                |      | Program ROM | -                   | 70   | —              | μs     |
|   |                |      | Data Flash  | -                   | 140  | _              |        |
| Erasing time (per 1-block)                        |                |      | Program ROM |                     | 300  | _              | ms     |
|   |                |      | Data Flash  | _                   | 300  | _              | -      |
| Time for transition to erase-                     | $t_{d(SR-ES)}$ |      | Program ROM | _                   |      | 50 + CPU clock | μs     |
| suspend mode                                      |                |      | Data Flash  | -                   |      | 00 —<br>00 —   |        |
| Interval from the start of                        |                |      | Program ROM | 0                   | _    | _              | μs     |
| erasing to the request for suspension             |                |      | Data Flash  | -                   |      |                |        |
| Interval from the start of                        |                |      | Program ROM | 150                 | _    | —              | μs     |
| erasing to the next request for suspension        | r              |      | Data Flash  | _                   |      |                |        |
| Interval from suspension to                       |                |      | Program ROM | _                   | _    | 50             | μs     |
| the resumption of erasing                         |                |      | Data Flash  | _                   |      |                |        |
| Voltage for                                       |                |      | Program ROM | 2.7                 | _    | 5.5            | V      |
| programming/erasing                               |                |      | Data Flash  | _                   |      |                |        |
| Reading voltage                                   |                |      | Program ROM | 2.7                 | _    | 5.5            | V      |
|   |                |      | Data Flash  | _                   |      |                |        |
| Access states                                     |                |      | Program ROM | 1                   | _    | _              | States |
|   |                |      | Data Flash  | 2                   |      | _              | _      |
| Programming/erasing                               |                |      | Program ROM | 0                   | _    | 60             | °C     |
| temperature                                       |                |      | Data Flash  | -20*3               | _    | 85             | _      |
|   |                |      |             |                     |      |                |        |



Notes: As a means of reducing the effective number of rewriting operations in a system where many rounds of rewriting proceed, go through the possible locations for programming in order until the remaining blank area has been minimized as much as is possible, and only then perform a round of erasure. For example, if data are being programmed in 16-byte sets, the number of effective reprogramming operations can be minimized by erasing once after having programmed the maximum of 256 sets.

To retain per-block information on the number of times erasure has been executed, setting up a control number is recommended.

If an erase-error occurs during erasure, execute the clear status command and then the erase command at least 3 times until the erase-error not occur.

 Definition of number of times programming/erasing is performed The indicated number of times is the number of times programming/erasing can be performed per block. When the number of times is n (n = 1000, 10000), each block can be erased n times.

Consider the 4-Kbyte blocks of data flash A as an example. When a block is erased after writing to the whole block has been performed by writing 4-byte units to the respective locations 1024 times, this counts as programming/erasure once. However, writing to a given address more than once after having erased the block is not possible (rewriting of values is prohibited).

- This is the number of times for which all electrical characteristics can be guaranteed. (i.e. the values are guaranteed while the number of times is within the range from one to the minimum value.)
- 3. This becomes -40°C for the D version.

### 28.8 Electrical Characteristics for Low-Voltage Detection Circuits

### Table 28.11 Electrical Characteristics for Low-Voltage Detection Circuit 0

| Item   | Symbol                | Test Conditions | Min.  | Тур. | Max.  | Unit |
|--|-----------------------|-----------------|-------|------|-------|------|
| Voltage-detection level  | $V_{\text{det0}}$     | VD0LS1 = 0      | T.B.D | 2.35 | T.B.D | V    |
|  |                       | VD0LS1 = 1      | T.B.D | 3.80 | T.B.D | _    |
| Minimum value of operating voltage for low-voltage detection circuit 0 | $V_{\text{LVDR0min}}$ |                 | 1.8   |      | _     | V    |



### Table 28.12 Electrical Characteristics for Low-Voltage Detection Circuit 1

| Item  | Symbol            | Test Conditions                                     |                                     | Min.                 | Тур.  | Max.  | Unit |
|---|-------------------|---|-------------------------------------|----------------------|-------|-------|------|
| Voltage-detection level   | V <sub>det1</sub> |   | Falling voltage                     | T.B.D                | 2.85  | T.B.D | V    |
|   |                   |   | Rising voltage                      |                      | 3.07  |       |      |
|   |                   | VD1LS[3:0] =  | Falling voltage                     | T.B.D                | 2.92  | T.B.D |      |
|   |                   | 0110  | Rising voltage                      |                      | 3.15  |       |      |
|   |                   | VD1LS[3:0] =  | Falling voltage                     | T.B.D                | 3.07  | T.B.D | -    |
|   |                   | 0111  | Rising voltage                      |                      | 3.30  |       |      |
|   |                   | VD1LS[3:0] =  | Falling voltage<br>Rising voltage   | T.B.D                | 3.22  | T.B.D | _    |
|   |                   | 1000  |                                     |                      | 3.45  |       |      |
|   |                   | VD1LS[3:0] =  | Falling voltage T                   | T.B.D                | 3.37  | T.B.D | -    |
|   |                   | 1001  | Rising voltage                      |                      | 3.60  |       | -    |
|   |                   | VD1LS[3:0] =  | Falling voltage                     | T.B.D                | 3.52  | T.B.D |      |
|   |                   | 1010 Rising voltage                                 |                                     | 3.75                 |       |       |      |
|   |                   | VD1LS[3:0] = Falling voltage<br>1011 Rising voltage | T.B.D                               | 3.67                 | T.B.D | _     |      |
|   |                   |   |                                     | 3.90                 |       |       |      |
|   |                   | VD1LS[3:0] =  | Falling voltage<br>Rising voltage   | T.B.D                | 3.82  | T.B.D | _    |
|   |                   | 1100  |                                     |                      | 4.05  |       |      |
|   |                   | VD1LS[3:0] =  | Falling voltage T<br>Rising voltage | T.B.D                | 3.97  | T.B.D | _    |
|   |                   | 1101  |                                     |                      | 4.20  |       |      |
|   |                   | VD1LS[3:0] =  | 0 0                                 | alling voltage T.B.D | 4.12  | T.B.D | _    |
|   |                   | 1110  | Rising voltage                      |                      | 4.35  |       |      |
|   |                   | VD1LS[3:0] =  | Falling voltage                     | T.B.D                | 4.27  | T.B.D |      |
|   |                   | 1111  | Rising voltage                      |                      | 4.50  |       |      |
| Voltage hysteresis between detection for rising and falling cases | $V_{\rm LVD1HYS}$ |   |                                     | _                    | 0.22  | _     | V    |
| Current drawn by low-voltage detection circuit 1                  |                   | Vcc = 5.0V  |                                     | _                    | T.B.D |       | μA   |

|  |                    |                 |      | Value |       |      |
|--|--------------------|-----------------|------|-------|-------|------|
| Item   | Symbol             | Test Conditions | Min. | Тур.  | Max.  | Unit |
| Time to wait for low-voltage<br>detection circuit 1 to start<br>operating    | $t_{d(E-A)}$       |                 | _    | _     | T.B.D | μs   |
| Minimum value of operating<br>voltage for low-voltage<br>detection circuit 1 | $V_{\rm LVDR1min}$ |                 | 2.7  | -     | -     | V    |

### Table 28.13 Electrical Characteristics for Low-Voltage Detection Circuit 2

| Item  | Symbol              | Test Conditions                   | Min.  | Тур.  | Max.   | Unit |
|---|---------------------|-----------------------------------|-------|-------|--------|------|
| Voltage-detection level   | $V_{\text{det2}}$   | Rising voltage<br>Falling voltage | 2.04  | 2.14  | 2.24   | V    |
| Current drawn by low-voltage detection circuit 1                    |                     | Vcc = 5.0V                        | _     | T.B.D |        | μΑ   |
| Time to wait for low-voltage detection circuit 1 to start operating | t <sub>d(E-A)</sub> |                                   | _     | _     | T.B.D  | μs   |
| Voltage-detection level for external input pins                     |                     |                                   | T.B.D | 1.33  | T.B.D  |      |
| Range of input for voltage-detection of external inputs             |                     |                                   | 0     |       | 1/2Vcc | V    |
| Range of input for comparison voltage for external inputs           |                     |                                   | 0     | —     | 1/2Vcc | V    |


# 28.9 Electrical Characteristics for Power-On Reset Function


#### Table 28.14 Characteristics for Power-On Reset Function

|   | Test Value       |            |      | •    |       | Reference |                 |
|---|------------------|------------|------|------|-------|-----------|-----------------|
| Item  | Symbol           | Conditions | Min. | Тур. | Max.  | Unit      | Figure          |
| Voltage where the power-on reset signal becomes effective | $V_{\rm por}$    |            | 0    | _    | Vdet0 | V         | Figure<br>28.13 |
| Slope of rise for external power supply Vcc               | t <sub>rth</sub> |            | 0.5  | -    | T.B.D | V/msec    | _               |



# 28.10 Timing Charts








Figure 28.2 Timing of RES Pin Low Width




Figure 28.3 Timing of Oscillation Settling Time






Figure 28.4 Input Timing







Figure 28.5 Timing of I<sup>2</sup>C Bus Interface Input/Output











RENESAS




Figure 28.8 SSU Input Timing in Clock Synchronous Mode







Figure 28.9 SSU Input/Output Timing (Four-Line Bus Communication Mode, Master, CPHS = 1)












Figure 28.11 SSU Input/Output Timing (Four-Line Bus Communication Mode, Slave, CPHS = 1)






Figure 28.12 SSU Input/Output Timing (Four-Line Bus Communication Mode, Slave, CPHS = 0)




Figure 28.13 Timing of Power-On Reset

RENESAS

## 28.11 Output Load Circuit




Figure 28.14 Output Load Circuit





# Appendix

## A. Package Dimensions




Figure A.1 Package Dimension (PLQP0064KB-A)






Figure A.2 Package Dimension (PLQP0064GA-A)






Figure A.3 Package Dimension (PLQP0080JA-A)






Figure A.4 Package Dimension (PLQP0080KB-A)



## B. Handling of Unused Pins

Table B.1 shows the handling of unused pins.

### Table B.1 Handling of Unused Pins

| Pin Name | Example of Handling Pins  |
|----------|---|
| RES      | Connect this pin to $V_{cc}$ via a pull-up resister   |
| NMI      | Connect this pin to $V_{cc}$ via a pull-up resister   |
| X1       | Connect this pin to $V_{ss}$  |
| X2       | Leave this pin open   |
| Port 1   | Set the corresponding PMR bit or the PCR bit to 0 to set these pins in general  |
| Port 2   | <sup><math>-</math></sup> purpose mode. Connect these pins to V <sub>cc</sub> via a resister (pull-up) or to V <sub>ss</sub> via a<br>- resister (pull-down), respectively. |
| Port 3   | - Tesister (pull-down), Tespectively.   |
| Port 4   | _   |
| Port 5   | _   |
| Port 6   | _   |
| Port 7   | _   |
| Port 8   | _   |
| Port 9   | _   |
| Port A   | _   |
| Port B   | _   |
| Port J   | _   |
| NC       | Leave this pin open   |



Appendix



# Index

## A

| A/D conversion time                 | 841      |
|-------------------------------------|----------|
| A/D Converter                       | 817      |
| Absolute Address                    |          |
| Acknowledge                         | 748      |
| Activation by Software              | 355, 359 |
| Addressing Mode                     | 53       |
| ADI                                 | 844      |
| Advanced Mode                       |          |
| Arithmetic Operations Instructions. | 43, 44   |

## B

| Bit Manipulation Instructions   | 47, 48 |
|---------------------------------|--------|
| Bit synchronous circuit         | 765    |
| Block Data Transfer Instruction | 51     |
| Block Transfer Mode             | 353    |
| Branch Instructions             | 49     |
| Buffer operation                | 573    |

## С

| Chain Transfer                     |
|------------------------------------|
| Chain Transfer when Counter = 0    |
| Clock polarity                     |
| Clock synchronous serial format756 |
| Clocked synchronous communication  |
| mode                               |
| Communication mode783              |
| Complementary PWM mode 561         |
| Condition Field                    |
| Condition-Code Register            |
| CPU Operating Modes                |
|                                    |

## D

| Data Transfer Controller (DTC) |          |
|--------------------------------|----------|
| Data Transfer Instructions     |          |
| Digital filter includes        | 477, 662 |
| DTC Vector Table               |          |

## Е

| Effective Address               | 53  |
|---------------------------------|-----|
| effective address extension     | 51  |
| Effective Address Extension     | 51  |
| Exception Handling              | 63  |
| Extended Control Register (EXR) | 33  |
| External Trigger                | 843 |

## G

| General Registers | 2 |
|-------------------|---|
|-------------------|---|

## I

| I/O ports                               | 267 |
|---|-----|
| I <sup>2</sup> C bus format             | 747 |
| I <sup>2</sup> C bus interface 2 (IIC2) | 729 |
| Immediate                               |     |
| Initial setting procedure               | 618 |
| Input capture function                  | 547 |
| Instruction Set                         | 40  |
| Interrupt Control Modes                 | 96  |
| Interrupt Exception Handling            | 70  |
| Interrupt Exception Handling Vector     |     |
| Table                                   | 89  |
| Interrupt Priority Register (IPR)       | 73  |
| Interrupt Request Mask Level            |     |
| interrupt Request Mask Lever            |     |



## 

## M

| Memory Indirect |
|-----------------|
|-----------------|

## Ν

| NMI            | 104 |
|----------------|-----|
| NMI Interrupt  | 87  |
| Noise canceler | 759 |
| Normal Mode    | 351 |

## 0

| Onoration | Field  | 51 |
|-----------|--------|----|
| Operation | r ieiu | 51 |

## P

| Pin functions            | 14       |
|--------------------------|----------|
| Program Counter          |          |
| Program-Counter Relative | 55       |
| PWM mode                 | 466, 551 |
| PWM2 mode                | 471      |

## R

| Register Direct                          |
|--|
| Register Field                           |
| Register Indirect 53                     |
| Register Indirect with Displacement 54   |
| Register Indirect with Post-Increment 54 |
| Register indirect with pre-decrement 54  |
| Register Information                     |
| Registers                                |
| ADCR                                     |
| ADCSR                                    |
| ADDR                                     |
|  |

| מתת    |                              |
|--------|------------------------------|
|        |                              |
|        |                              |
|        |                              |
|        |                              |
|        |                              |
|        |                              |
|        |                              |
|        |                              |
|        |                              |
|        |                              |
|        |                              |
|        |                              |
|        |                              |
|        |                              |
|        |                              |
|        |                              |
|        | 745                          |
|        |                              |
|        |                              |
| ICSR   |                              |
| IER    |                              |
| INCCR  |                              |
| INTCR  |                              |
| IPR    | 77                           |
| IrCR   |                              |
| ISCR   |                              |
| ISR    |                              |
| LD0CRH |                              |
| LD0CRL |                              |
|        |                              |
| LD1CRL |                              |
| LD2CRH |                              |
| LD2CRL |                              |
|        |                              |
| MRB    |                              |
|        | 59, 275, 281, 287, 293, 299, |
|        | 05, 311, 315, 319, 323, 328  |
|        | 270, 276, 282, 288, 294,     |
|        | 300, 306, 312, 320, 329      |
|        |                              |



| PMR     | .268, 274, 280, 286, 292, |
|---------|---------------------------|
|         | , 304, 310, 314, 318, 327 |
| POCR    |                           |
| RDR     |                           |
| RSR     |                           |
| SAR     |                           |
| SCR3    |                           |
| SMR     |                           |
| SPMR    |                           |
| SSCRH   |                           |
| SSCRL   |                           |
| SSER    |                           |
| SSMR    |                           |
| SSMR2   |                           |
| SSR     |                           |
| SSRDR   |                           |
| SSSR    |                           |
| SSTDR   |                           |
| TDR     |                           |
| TRCCNT  |                           |
| TRCCR2  |                           |
| TRCDF   |                           |
| TRCIER  |                           |
| TRCIOR0 |                           |
| TRCIOR1 |                           |
| TRCMR   |                           |
|         |                           |
|         |                           |
| TRDCNT  |                           |
| TRDCR   |                           |
| TRDDF   |                           |
| TRDFCR  |                           |
| TRDIER  |                           |
|         |                           |
|         |                           |
| TRDMDR  |                           |
|         |                           |
|         |                           |
| TRDOER2 |                           |
| TRDPMR  |                           |

| TRDSR                      | 525 |
|----------------------------|-----|
| TRDSTR                     | 505 |
| VOFR                       | 85  |
| Repeat Mode                | 352 |
| Reset                      | 64  |
| Reset exception handling   | 67  |
| Reset synchronous PWM mode | 557 |

### S

| Scan Mode                               |
|---|
| Shift Instructions                      |
| Single Mode                             |
| Slave address747                        |
| Software Activation                     |
| Stack Pointer (SP)                      |
| Stack Status after Exception Handling71 |
| Start condition747                      |
| Stop condition748                       |
| SWDTEND                                 |
| Synchronous operation                   |
| Synchronous serial communication        |
| unit (SSU)                              |
| System Control Instruction              |

## Т

RENESAS

| Timer RC                             | 437 |
|--------------------------------------|-----|
| Timer RD                             | 495 |
| Trace Bit                            |     |
| Trace Exception Handling             | 69  |
| Transfer clock                       | 780 |
| Transfer rate                        | 735 |
| Trap Instruction Exception Handling. | 70  |
| TRAPA                                | 55  |
| TRAPA instruction                    | 70  |
|                                      |     |

## V

| Vector number for the software |   |
|--------------------------------|---|
| activation interrupt           | 1 |

### W

Waveform output by compare match..... 544



## Renesas 16-Bit Single-Chip Microcomputer Hardware Manual H8S/20103, H8S/20203, H8S/20223 Group

| Publication Date: | Rev.1.00, Oct. 03, 2008             |
|-------------------|-------------------------------------|
| Published by:     | Sales Strategic Planning Div.       |
|                   | Renesas Technology Corp.            |
| Edited by:        | Customer Support Department         |
|                   | Global Strategic Communication Div. |
|                   | Renesas Solutions Corp.             |

### RenesasTechnologyCorp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan



### **RENESAS SALES OFFICES**

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65- 6213-0200, Fax: <65- 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <a href="https://doi.org/10.1016/j.com">doi:10.1016/j.com</a> (Job Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <a href="https://doi.org/10.1016/j.com">doi:10.1016/j.com</a> (Job Petaling Jaya, Selangor Darul Ehsan, Malaysia

http://www.renesas.com

# H8S/20103, H8S/20203, H8S/20223 Group Hardware Manual



Renesas Technology Corp. 2-6-2, Ote-machi, Chiyoda-ku, Tokyo, 100-0004, Japan