

AZP51

AZP52

AZP53

AZP54

Low Phase Noise Sine Wave to LVPECL Buffer/Divider

PACKAGE AVAILABILITY

FEATURES

- 3.0 to 3.6 V operating supply range
- LVPECL Outputs
- Optimized for Low Phase Noise
- Frequency Input to >650 MHz
- QFN 8 (1.5x1.5 mm), SC-70 or SOT-23 packages
- All Packages Green / RoHS Compliant / Lead (Pb) Free

BASE PART	PACKAGE	PART NO.	MARKING	NOTES
AZP51 ($\div 1$)	SC-70 Green / RoHS Compliant / Lead (Pb) Free	AZP51SG	D1G <Date Code>	1,2
AZP52 ($\div 2$)	SC-70 Green / RoHS Compliant / Lead (Pb) Free	AZP52SG	D2G <Date Code>	1,2
AZP53 ($\div 1,2$)	QFN 8 (1.5x1.5 mm) Green / RoHS Compliant / Lead (Pb) Free	AZP53PG	D3 <Date Code>	1,3
AZP54 ($\div 1$)	SOT-23 Green / RoHS Compliant / Lead (Pb) Free	AZP54VG	D4G <Date Code>	1,2

- 1 Add R1 at end of part number for 7 inch , R2 for 13 inch Tape & Reel.
- 2 Date code format: "Y" for year followed by "WW" for week.
- 3 See Arizona Microtek web site for date code format.

DESCRIPTION

The AZP51 series is a family of sine wave to LVPECL buffers optimized for low phase noise. It is particularly useful in converting sine wave crystal or SAW based oscillator outputs into LVPECL outputs. The IC also includes an optional $\div 2$ function to provide better frequency range coverage when using a SAW based oscillator.

The D input is internally biased to $V_{DD}/2$. A sine wave input of at least 750 mv p-p ensures the AZP51 series meets its AC specifications. This input (D) should be capacitively coupled from the oscillator stage to ensure best output duty cycle.

AZP51S ($\div 1$), AZP52S ($\div 2$), SC-70 Package

The Enable input (EN) is active high with an internal pullup. When EN is high or not connected, the outputs (Q, \bar{Q}) are active. When EN is low, Q and \bar{Q} are disabled in a high impedance (tri-state) condition. Refer to the Functional Operation table for more information.

AZP53P ($\div 1, \div 2$), QFN 8 1.5x1.5mm Package

The EN_SEL input selects the operational polarity for the EN input, so the EN input can be set to active high or active low operation. Refer to the Functional Operation table for more information.

AZP51

AZP52


AZP53

AZP54


AZP54V ($\div 1$) SOT-23 Package

The Enable input (EN) is active low with an internal pulldown. When EN is low or not connected, the outputs (Q, \bar{Q}) are active. When EN is high, Q and \bar{Q} are disabled in a high impedance (tri-state) condition. Refer to the Functional Operation table for more information.


BLOCK DIAGRAMS




AZP51



AZP52



AZP53



AZP54

AZP51
AZP52
AZP53
AZP54

SIGNAL DESCRIPTION

PIN/PAD	FUNCTION
D	Sine or LVCMOS Input
Q, \bar{Q}	LVPECL Outputs
EN	Output Enable
DIV_SEL	Divide Select (AZP53 only)
EN_SEL	Enable Select (AZP53 only)
V _{DD}	Positive Supply
GND	Negative Supply (Ground)

DIV-SEL OPERATION

PART NUMBER	DIV-SEL	DIVIDE RATIO
AZP51 AZP54	_2	÷1
AZP52	_2	÷2
AZP53	NC ¹ , L	÷1
	H	÷2

1. NC – no connection
2. Internally connected


FUNCTIONAL OPERATION

PART NUMBER	INPUTS			EN LOGIC	EN PULLUP/ PULLDOWN	OUTPUTS	
	EN_SEL ⁷	EN	D			Q	\bar{Q}
AZP51 AZP52	_2	NC ¹ , H	L	Active High ⁴	Pullup	L ⁸	H ⁸
			H			H ⁸	L ⁸
L	X ⁵	Z ⁶	Z ⁶				
AZP53	NC ¹ , H	NC ¹ , L	L	Active Low ³	Pulldown	L ⁸	H ⁸
			H			H ⁸	L ⁸
		H	X ⁵			Z ⁶	Z ⁶
	L	NC ¹ , H	L	Active High ⁴	Pullup	L ⁸	H ⁸
H			H ⁸			L ⁸	
L	X ⁵	Z ⁶	Z ⁶				
AZP54	_2	NC ¹ , L	L	Active Low ³	Pulldown	L	H
			H			H	L
		H	X ⁵			Z ⁶	Z ⁶

1. NC – no connection
2. Internally tied
3. Active Low: Output enabled when EN low, Tri-state when EN high
4. Active High: Output enabled when EN high, Tri-state when EN low
5. X – Don't care
6. Z – High impedance
7. EN_SEL input has an internal pullup resistor
8. ÷1 modes only


AZP51
 AZP52
 AZP53
 AZP54

AZP53P
QFN 8, 1.5x1.5 mm




TOP VIEW

AZP51S, 52S
SC-70



TOP VIEW

AZP54V
SOT-23



TOP VIEW

AZP51
AZP52
AZP53
AZP54

Absolute Maximum Ratings are those values beyond which device life may be impaired.

Symbol	Characteristic	Rating	Unit
V _{DD}	Power Supply	0 to +5.5	Vdc
V _I	Input Voltage	-0.5 to V _{DD} +0.5	Vdc
T _A	Operating Temperature Range	-40 to +85	°C
T _{STG}	Storage Temperature Range	-65 to +150	°C

DC Characteristics (V_{DD} = 3.0V to 3.6V unless otherwise specified, T_A = -40 to 85 C)

Symbol	Characteristic	Conditions	Min	Typ	Max	Unit	
V _{OH}	Output HIGH Voltage ¹	-40 C	V _{DD} = 3.3V	2.05		2.415	V
		25 C		2.05		2.480	
		85 C		2.05		2.540	
V _{OL}	Output LOW Voltage ¹	-40 C	V _{DD} = 3.3V	1.365		1.615	V
		25 C		1.430		1.680	
		85 C		1.490		1.740	
I _Z	Output Leakage Current, Tri-state ²	EN=Disable ³	-10		10	µA	
V _{IH}	High Level Input Voltage	EN_SEL ⁴	2.0			V	
V _{IL}	Low Level Input Voltage	DIV_SEL ⁴ EN			0.8	V	
R _{PU}	Pullup Resistor ⁴	EN_SEL		50k		Ω	
R _{PD}	Pulldown Resistor ⁴	DIV_SEL		50k		Ω	
R _P	Pullup/Pulldown Resistor ⁵	EN		50k		Ω	
R _{BIAS}	Bias Resistor	D Input to Internal V _{DD} /2 Reference		10k		Ω	
I _{DD}	Power Supply Current			22	35	mA	

1. Specified with outputs terminated through 50Ω resistors to V_{DD} - 2V or Thevenin equivalent.
2. Measured at Q/ \bar{Q} pins.
3. See functional tables for Disable state definition.
4. AZP53 only.
5. See functional operation table for pullup/pulldown mode selection.




AC Characteristics (V_{DD} = 3.0V to 3.6V, T_A = -40 to 85 C)

Symbol	Characteristic	Min		Max	Unit
t _r / t _f	Output Rise/Fall ¹ (20% - 80%)	0.25		0.7	ns
f _{MAX}	Maximum Input Frequency – Sine wave ²			650	MHz
t _{pd}	Propagation Delay ^{1,3,6} D to Q/ \bar{Q}	1.0		3.0	ns
t _{en}	Enable ^{1,4} EN to Q/ \bar{Q}			200	ns
t _{dis}	Disable ^{1,5} EN to Q/ \bar{Q}			80	ns
n _p	Phase Noise ^{1,3} 10 MHz offset			-158	dBc/ Hz

1. Specified with outputs terminated through 50Ω resistors to V_{CC} - 2V or Thevenin equivalent.
2. 750 mv p-p sine wave, AC coupled to D input.
3. 155 MHz 750 mv p-p sine wave input.
4. EN asserted (enabled) to Q/ \bar{Q} outputs producing specified V_{OH} & V_{OL} levels.
5. EN deasserted (disabled) to Q/ \bar{Q} outputs ≤ V_{OL} min.
6. Measured from 50% D to 50% Q/ \bar{Q} .

AZP51
AZP52
AZP53
AZP54


PACKAGE DIAGRAM
P – QFN 8 1.5x1.5mm



Note: All dimensions are in mm

AZP51
 AZP52
 AZP53
 AZP54

PACKAGE DIAGRAM
V – SOT-23 6L





NOTE:

1. Dimensions and tolerances are as per ANSI Y14.5M, 1982.
2. Package surface to be matte finish VDI 11~13.
3. Die is facing up for mold. Die is facing down for trim/form, ie. reverse trim/form.
4. The footlength measuring is based on the gauge plane method.

$\triangle 5$ Dimension are exclusive of mold flash and gate burr.

$\triangle 6$ Dimension are exclusive of solder plating.



AZP51
AZP52
AZP53
AZP54

Arizona Microtek, Inc. reserves the right to change circuitry and specifications at any time without prior notice. Arizona Microtek, Inc. makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Arizona Microtek, Inc. assume any liability arising out of the application or use of any product or circuit and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Arizona Microtek, Inc. does not convey any license rights nor the rights of others. Arizona Microtek, Inc. products are not designed, intended or authorized for use as components in systems intended to support or sustain life, or for any other application in which the failure of the Arizona Microtek, Inc. product could create a situation where personal injury or death may occur. Should Buyer purchase or use Arizona Microtek, Inc. products for any such unintended or unauthorized application, Buyer shall indemnify and hold Arizona Microtek, Inc. and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Arizona Microtek, Inc. was negligent regarding the design or manufacture of the part.