

♦STRUCTURE

◇PART NUMBER

♦BLOCK DIAGRAM

♦ PHYSICAL DIMENSION

◇PRODUCT

♦FEATURES

♦USE

Silicon Monolithic Integrated Circuit 256 × 8 bit Electrically Erasable PROM BU9833GUL-W Fig.-1 Fig.-2 General purpose • 256 registers  $\times$  8 bits serial architecture •Single power supply  $(1.7V \sim 5.5V)$ •Two wire serial interface ·Self-timed write cycle with automatic erase •8 byte Page Write mode •Low power consumption

- Write
  (5V)
  :
  1.2mA (Typ.)
  Read
  (5V)
  :
  0.2mA (Typ.)
  Standby
  (5V)
  :
  0.1  $\mu$  A(Typ.)
  A(Typ.)
  A(Typ.)
  Image: Compare the standby
  Image: Compare •DATA security
- Write protect feature (WP pin) Inhibit to WRITE at low VCC
- •WLCSP6Pin package ----- VCSP50L1
- ·High reliability fine pattern CMOS technology •Endurance : 1,000,000 erase/write cycles
- •Data retention : 40 years
- ·Filtered inputs in SCL·SDA for noise suppression •Initial data FFh in all address

## ♦ ABSOLUTE MAXIMUM RATING (Ta=25°C)

Parameter	Symbol	Rating		Unit
Supply Voltage	Vcc	-0.3~6.5		V
Power Dissipation	Pd	VCSP50L1	220 *1	mW
Storage Temperature	Tstg	-65~125		°C
Operating Temperature	Topr	-40~85		°C
Terminal Voltage	-	-0.3~Vcc+1.0	*2	V

\*1 Degradation is done at 2.2mW/°C for operation above 25°C.

\*2 The max value of Terminal Voltage is not over 6.5V.



## ♦ RECOMMENDED OPERATING CONDITION

Parameter	Symbol	Rating	Unit
Supply Voltage	Vcc	1.7~5.5	V
Input Voltage	VIN	0~Vcc	V

## ODC OPERATING CHARACTERISTICS (Unless otherwise specified Ta=-40~85°C, Vcc=1.7~5.5V)

Demonstern	Complete J	Sp	Specification				
Parameter	Symbol	min.	typ.			test condition	
"H" Input Voltage1	VIH1	0.7Vcc	_	Vcc+1.0	V	2.5V≦Vcc≦5.5V	
"L" Input Voltage1	VIL1	-0.3	_	0.3Vcc	V	2.5V≦Vcc≦5.5V	
"H" Input Voltage2	VIH2	0.8Vcc	_	Vcc+1.0	V	1.8V≦Vcc<2.5V	
"L" Input Voltage2	VIL2	-0.3	_	0.2Vcc	V	1.8V≦Vcc<2.5V	
"H" Input Voltage3	VIH3	0.9Vcc	-	Vcc+1.0	V	1.7V≦Vcc<1.8V	
"L" Input Voltage3	VIL3	-0.3	-	0.1Vcc	V	1.7V≦Vcc<1.8V	
"L" Output Voltage1	Vol1	—	-	0.4	V	IoL=3.0mA, 2.5V≦Vcc≦5.5V (SDA)	
"L" Output Voltage2	Vol2	—	-	0.2	V	IoL=0.7mA, 1.7V≦Vcc<2.5V (SDA)	
Input Leakage Current	Iц	-1		1	μA	VIN=0V~Vcc	
Output Leakage Current	Ilo	-1	-	1	μA	Vout=0V~Vcc (SDA)	
	Iccı	_		2.0	mA	Vcc=5.5V,fscL=400kHz,twR=5ms Byte Write Page Write	
Operating Current	ICC2	_	—	0.5	mA	Vcc=5.5V,fscL=400kHz Random Read Current Read Sequential Read	
Standby Current	ISB	_	_	2.0	μA	Vcc=5.5V,SDA,SCL=Vcc A0,A1,A2=GND,WP=GND	


 $O \ \mbox{This}\ \mbox{product}\ \mbox{is not}\ \mbox{designed}\ \mbox{for protection}\ \mbox{against}\ \mbox{radioactive}\ \mbox{rays}.$ 


## ♦ MEMORY CELL CHARACTERISTICS (Ta=25°C, Vcc=1.7~5.5V)


_		Unit
Тур.	Max.	0.mc
_	-	Cycles
-	-	Years
	-	

\*1 Not 100% TESTED









Drawing No: EX912-5004

.

Fig.-1 PHYSICAL DIMENSION (VCSP50L1) (Unit : mm)

(UNIT:mm)

♦BLOCK DIAGRAM






Fig.-2 BLOCK DIAGRAM

```
◇PIN CONFIGURATION
```




Fig.-3 BU9833GUL-W(bottom view)

$\diamond$	PIN NAME			
	Land No.	PIN NAME	I/O	FUNCTIONS
	C2	Vcc	_	Power Supply
	C1	A2	IN	Slave Address Set
	B2	WP	IN	Write Protect Input
	B1	GND	_	Ground (0V)
	A2	SCL	IN	Serial Clock Input
	A1	SDA	IN/OUT	Slave and Word Address, Serial Data Input, Serial Data Output *1

\*1 An open drain output requires a pull-up resister.

♦ AC OPERATING CHARACTERISTICS (Unless otherwise specified Ta=-40~85°C, Vcc=1.7~5.5V)




Parameter	Symbol		.ST-MC ≦Vcc≦			DARD- ≦Vcc≦		Unit
	, ,	Min.	Тур.	Max.	Min.	Тур.	Max.	
Clock Frequency	fSCL	I	_	400		I	100	kHz
Data Clock High Period	tHIGH	0.6	_	_	4.0	_	_	μs
Data Clock Low Period	tLOW	1.2	_	_	4.7	_	_	μs
SDA and SCL Rise Time ※1	tR	_	_	0.3	_	_	1.0	μs
SDA and SCL Fall Time ※1	tF	_	_	0.3	_	_	0.3	μs
Start Condition Hold Time	tHD:STA	0.6	_	_	4.0	-	_	μs
Start Condition Setup Time	tSU:STA	0.6	_	—	4.7	_	—	μs
Input Data Hold Time	tHD:DAT	0	—	_	0	_	—	ns
Input Data Setup Time	tSU:DAT	100	—	_	250	_	—	ns
Output Data Delay Time	tPD	0.1	_	0.9	0.2	_	3.5	μs
Output Data Hold Time	tDH	0.1	—	_	0.2	_	_	μs
Stop Condition Setup Time	tSU:STO	0.6	—	_	4.7	_	_	μs
Bus Free Time	tBUF	1.2	—	_	4.7	_	_	μs
Write Cycle Time	tWR	_	_	5	_	_	5	ms
Noise Spike Width (SDA and SCL)	tI	_	_	0.1	_	_	0.1	μs
WP Hold Time	tHD:WP	0	_	_	0	_	_	ns
WP Setup Time	tSU:WP	0.1	_	_	0.1	_	_	μs
WP High Period	tHIGH : WP	1.0	_	_	1.0	_	_	μs


%1:Not 100% TESTED



## ♦ SYNCHRONOUS DATA TIMING



OSDA data is latched into the chip at the rising edge of SCL clock. OOutput date toggles at the falling edge of SCL clock.






Fig.-5 WRITE CYCLE TIMING



**◇WP** TIMING




Fig-6(a) WP TIMING OF THE WRITE OPERATION




Fig-6(b) WP TIMING OF THE WRITE CANCEL OPERATION

- OFor the WRITE operation, WP must be "LOW" during the period of time from the rising edge of the clock which takes in D0 of first byte until the end of twr. (See Fig-6(a))
  - During this period, WRITE operation is canceled by setting WP "HIGH".( See Fig-6(b) )
- OIn the case of setting WP "HIGH" during twn, WRITE operation is stopped in the middle and the data of accessing address is not guaranteed. Please write correct data again in the case.

7/12



- •All commands are proceeded by the start condition, which is a HIGH to LOW transition of SDA when SCL is HIGH.
- •The device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met.
- (See Fig-4 SYNCHRONOUS DATA TIMING)

OSTOP CONDITION (RECOGNITION OF STOP BIT)

•All communications must be terminated by a stop condition, which is a LOW to HIGH transition of SDA when SCL is HIGH.

(See Fig-4 SYNCHRONOUS DATA TIMING)

#### ONOTICE ABOUT WRITE COMMAND

•In the case that stop condition is not excuted in WRITE mode, transfered data will not be written in a memory.

#### ODEVICE ADDRESSING

- •Following a START condition, the master output the slave address to be accessed.
- •The most significant four bits of the slave address are the "device type indentifier," For this device it is fixed as "1010."
- •The next bit (device address) identify the specified device on the bus.

The device address is defined by the state of A2 input pin. This IC works only when the device address inputted from SDA pin correspond to the state of A2 input

pin. Using this address scheme, up to two devices may be connected to the bus. •The last bit of the stream (R/W ··· READ/WRITE) determines the operation to be performed. When set to "1", a read operation is selected ; when set to "0", a write

operation is selected.

 $R/\overline{W}$  set to "0" · · · · · · · WRITE (including word address input of Random Read)  $R/\overline{W}$  set to "1" · · · · · · READ

#### OWRITE PROTECT (WP)

When WP pin set to VCC(H level), write protect is set for 256 words (all address). When WP pin set to GND(L level), enable to write 256 words (all address). Either contorol this pin or connect to GND ( or Vcc). It is inhibited from being left unconnected.




•Acknowledge is a software convention used to indicate successful data transfers. The transmitter device will release the bus after transmitting eight bits.

(When inputting the slave address in the write or read operation, transmitter is  $\mu$ -COM. When outputting the data in the read operation, it is this device.)

- •During the ninth clock cycle, the receiver will pull the SDA line LOW to acknowledge that the eight bits of data has been received.
- (When inputting the slave address in the write or read operation, receiver is this device. When outputting the data in the read operation, it is  $\mu$ -COM.)
- •The device will respond with an Acknowledge after recognition of a START condition and its slave address (8bit).
- •In the WRITE mode, the device will respond with an Acknowledge, after the receipt o feach subsequent 8-bit word (word address and write data).
- •In the READ mode, the device will transmit eight bit of data, release the SDA line, and monitor the line for an Acknowledge.
- •If an Acknowledge is detected, and no STOP condition is generated by the master, the device will continue to transmit the data.

If an Acknowledge is not detected, the device will terminate further data transmissions and await a STOP condition before returning to the standby mode.


(See Fig-7 ACKNOWLEDGE RESPONSE FROM RECEIVER)



## Fig.-7 ACKNOWLEDGE RESPONSE FROM RECEIVER

#### ♦BYTE WRITE






#### Fig.-8 BYTE WRITE CYCLE TIMING

OBy using this command, the data is programed into the indicated word address. OWhen the master generates a STOP condition, the device begins the internal write cycle to the nonvolatile memory array.

### ♦ PAGE WRITE



#### Fig.-9 PAGE WRITE CYCLE TIMING

O This device is capable of eight byte Page Write operation.

- O When two or more byte data are inputted, the three low order address bits are internally incremented by one after the receipt of each word. The five higher order bits of the address(WA7~WA3) remain constant.
- OIf the master transmits more than eight words, prior to generating the STOP condition, the address counter will "roll over," and the previous transmitted data will be overwritten.



♦ CURRENT READ




Fig.-10 CURRENT READ CYCLE TIMING

OIn case that the previous operation is Random or Current Read (which includes Sequential Read respectively), the internal address counter is increased by one from the last accessed address (n). Thus Current Read outputs the data of the next word address (n+1).

If the last command is Byte or Page Write, the internal address counter stays at the last address (n). Thus Current Read outputs the data of the word address (n).

- OIf an Acknowledge is detected, and no STOP condition is generated by the master ( $\mu$ -COM), the device will continue to transmit the data. [It can transmit all data (2kbit 256word)]
- OIf an Acknowledge is not detected, the device will terminate further data transmissions and await a STOP condition befere returning to the standby mode.




Fig.-11 RANDOM READ CYCLE TIMING

- ORandom Read operation allows the master to access any memory location indicated word address.
- OIf an Acknowledge is detected, and no STOP condition is generated by the master (  $\mu$  -COM),
- the device will continue to transmit the data. [It can transmit all data (2kbit 256word)] OIf an Acknowledge is not detected, the device will terminate further data transmissions

and await a STOP condition befere returning to the standby mode.

NOTE) If an Acknowledge is detected with "Low" level, not "High" level, command will become Sequential Read. So the device transmits the next data, Read is not terminated. In the case of terminating Read, input Acknowledge with "High" always, then input stop condition.

♦ SEQENTIAL READ






Fig.-12 SEQUENTIAL READ CYCLE TIMING ( Current Read )

OIf an Acknowledge is detected, and no STOP condition is generated by the master ( $\mu$ -COM), the device will continue to transmit the data. [It can transmit all data (2kbit 256word)]

OIf an Acknowledge is not detected, the device will terminate further data transmissions and await a STOP condition befere returning to the standby mode.

- OThe Sequential Read operation can be performed with both Current Read and Random Read.
- NOTE) If an Acknowledge is detected with "Low" level, not "High" level, command will become Sequential Read. So the device transmits the next data, Read is not terminated. In the case of terminating Read, input Acknowledge with "High" always, then input stop condition.

	Notes
	ng or reproduction of this document, in part or in whole, is permitted without the f ROHM Co.,Ltd.
The conte	nt specified herein is subject to change for improvement without notice.
"Products	ent specified herein is for the purpose of introducing ROHM's products (hereinafte "). If you wish to use any such Product, please be sure to refer to the specifications be obtained from ROHM upon request.
illustrate t	of application circuits, circuit constants and any other information contained herein he standard usage and operations of the Products. The peripheral conditions mus nto account when designing circuits for mass production.
However,	e was taken in ensuring the accuracy of the information specified in this document should you incur any damage arising from any inaccuracy or misprint of sucl n, ROHM shall bear no responsibility for such damage.
examples implicitly, other part	ical information specified herein is intended only to show the typical functions of and of application circuits for the Products. ROHM does not grant you, explicitly o any license to use or exercise intellectual property or other rights held by ROHM and ies. ROHM shall bear no responsibility whatsoever for any dispute arising from the th technical information.
equipmen	ucts specified in this document are intended to be used with general-use electronic t or devices (such as audio visual equipment, office-automation equipment, commu evices, electronic appliances and amusement devices).
The Produ	icts specified in this document are not designed to be radiation tolerant.
	HM always makes efforts to enhance the quality and reliability of its Products, a nay fail or malfunction for a variety of reasons.
against th failure of a shall bear	sure to implement in your equipment using the Products safety measures to guard e possibility of physical injury, fire or any other damage caused in the event of the any Product, such as derating, redundancy, fire control and fail-safe designs. ROHN no responsibility whatsoever for your use of any Product outside of the prescribed not in accordance with the instruction manual.
system wi may resul instrumen fuel-contr any of the	ucts are not designed or manufactured to be used with any equipment, device on hich requires an extremely high level of reliability the failure or malfunction of which t in a direct threat to human life or create a risk of human injury (such as a medica t, transportation equipment, aerospace machinery, nuclear-reactor controller oller or other safety device). ROHM shall bear no responsibility in any way for use o Products for the above special purposes. If a Product is intended to be used for an ial purpose, please contact a ROHM sales representative before purchasing.
be contro	nd to export or ship overseas any Product or technology specified herein that may lled under the Foreign Exchange and the Foreign Trade Law, you will be required to cense or permit under the Law.



Thank you for your accessing to ROHM product informations. More detail product informations and catalogs are available, please contact us.

# ROHM Customer Support System

http://www.rohm.com/contact/