Critical Conduction Mode PFC Controller Utilizing OTA

The NCP1608 is an active power factor correction (PFC) controller specifically designed for use as a pre-converter in ac-dc adapters, electronic ballasts, and other medium power off-line converters (typically up to 350 W). It uses Critical Conduction Mode (CrM) to ensure near unity power factor across a wide range of input voltages and output power. The NCP1608 minimizes the number of external components by integrating safety features, making it an excellent choice for designing robust PFC stages. It is available in a SOIC-8 package.

General Features

- Near Unity Power Factor
- No Input Voltage Sensing Requirement
- Latching PWM for Cycle-by-Cycle On Time Control (Voltage Mode)
- Wide Control Range for High Power Application (>150 W) Noise Immunity
- Transconductance Amplifier
- High Precision Voltage Reference (±1.6% Over the Temperature Range)
- Very Low Startup Current Consumption ($\leq 35 \mu A$)
- Low Typical Operating Current Consumption (2.1 mA)
- Source 500 mA / Sink 800 mA Totem Pole Gate Driver
- Undervoltage Lockout with Hysteresis
- Pin-to-Pin Compatible with Industry Standards
- This is a Pb-Free and Halide-Free Device

Safety Features

- Overvoltage Protection
- Undervoltage Protection
- Open/Floating Feedback Loop Protection
- Overcurrent Protection
- Accurate and Programmable On Time Limitation

Typical Applications


- Solid State Lighting
- Electronic Light Ballast
- AC Adapters, TVs, Monitors
- All Off-Line Appliances Requiring Power Factor Correction



ON Semiconductor®


http://onsemi.com





A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
Pb-Free Package


PIN CONNECTION



ORDERING INFORMATION

| Device | Package | Shipping [†] |
|--------------|---------------------|-----------------------|
| NCP1608BDR2G | SOIC-8 (Pb-Free) | 2500 / Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.






Figure 2. Block Diagram

Table 1. PIN FUNCTION DESCRIPTION

| Pin | Name | Function | |
|-----|-----------------|--|--|
| 1 | FB | The FB pin is the inverting input of the internal error amplifier. A resistor divider scales the output voltage to V_{REF} to maintain regulation. The feedback voltage is used for overvoltage and undervoltage protections. The controller is disabled when this pin is forced to a voltage less than V_{UVP} , a voltage greater than V_{OVP} , or floating. | |
| 2 | Control | The Control pin is the output of the internal error amplifier. A compensation network is connected between the Control pin and ground to set the loop bandwidth. A low bandwidth yields a high power factor and a low Total Harmonic Distortion (THD). | |
| 3 | Ct | The Ct pin sources a current to charge an external timing capacitor. The circuit controls the power switch on time by comparing the Ct voltage to an internal voltage derived from V _{Control} . The Ct pin discharges the external timing capacitor at the end of the on time. | |
| 4 | CS | The CS pin limits the cycle-by-cycle current through the power switch. When the CS voltage exceeds V _{ILIM} , the drive turns off. The sense resistor that connects to the CS pin programs the maximum switch current. | |
| 5 | ZCD | The voltage of an auxiliary winding is sensed by this pin to detect the inductor demagnetization for CrM operation. | |
| 6 | GND | The GND pin is analog ground. | |
| 7 | DRV | The integrated driver has a typical source impedance of 12 Ω and a typical sink impedance of 6 Ω . | |
| 8 | V _{CC} | The V_{CC} pin is the positive supply of the controller. The controller is enabled when V_{CC} exceeds $V_{CC(on)}$ and is disabled when V_{CC} decreases to less than $V_{CC(off)}$. | |

Table 2. MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
|--|--------------------------|-------------------------|------|
| FB Voltage | V _{FB} | -0.3 to 10 | V |
| FB Current | I _{FB} | ±10 | mA |
| Control Voltage | V _{Control} | -0.3 to 6.5 | V |
| Control Current | I _{Control} | -2 to 10 | mA |
| Ct Voltage | V _{Ct} | -0.3 to 6 | V |
| Ct Current | I _{Ct} | ±10 | mA |
| CS Voltage | V _{CS} | -0.3 to 6 | V |
| CS Current | I _{CS} | ±10 | mA |
| ZCD Voltage | V _{ZCD} | -0.3 to 10 | V |
| ZCD Current | I _{ZCD} | ±10 | mA |
| DRV Voltage | V_{DRV} | –0.3 to V _{CC} | V |
| DRV Sink Current | I _{DRV(sink)} | 800 | mA |
| DRV Source Current | I _{DRV(source)} | 500 | mA |
| Supply Voltage | V _{CC} | -0.3 to 20 | V |
| Supply Current | Icc | ±20 | mA |
| Power Dissipation (TA = 70°C, 2.0 Oz Cu, 55 mm ² Printed Circuit Copper Clad) | P _D | 450 | mW |
| Thermal Resistance Junction-to-Ambient (2.0 Oz Cu, 55 mm² Printed Circuit Copper Clad) | R _{0JA} | 178 | °C/W |
| Junction-to-Air, Low conductivity PCB (Note 3) Junction-to-Air, High conductivity PCB (Note 4) | $R_{	hetaJA}$ | 168 127 | |
| Operating Junction Temperature Range | T _J | -40 to 125 | °C |
| Maximum Junction Temperature | T _{J(MAX)} | 150 | °C |
| Storage Temperature Range | T _{STG} | -65 to 150 | °C |
| Lead Temperature (Soldering, 10 s) | TL | 300 | °C |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. This device series contains ESD protection and exceeds the following tests:
 - Pins 1– 8: Human Body Mode^l 2000 V per JEDEC Standard JESD22–A114E.

 Machine Model Method 200 V per JEDEC Standard JESD22–A115–A.
- 2. This device contains Latch–Up protection and exceeds \pm 100 mA per JEDEC Standard JESD78.
- As mounted on a 40x40x1.5 mm FR4 substrate with a single layer of 80 mm² of 2 oz copper traces and heat spreading area. As specified for a JEDEC 51 low conductivity test PCB. Test conditions were under natural convection or zero air flow.
- 4. As mounted on a 40x40x1.5 mm FR4 substrate with a single layer of 650 mm² of 2 oz copper traces and heat spreading area. As specified for a JEDEC 51 high conductivity test PCB. Test conditions were under natural convection or zero air flow.

| Characteristic | Test Conditions | Symbol | Min | Тур | Max | Unit |
|---|---|------------------------------------|-----------------|------------------|------------------|------|
| STARTUP AND SUPPLY CIRCUITS | | | | | • | • |
| Startup Voltage Threshold | V _{CC} Increasing | V _{CC(on)} | 11 | 12 | 12.5 | V |
| Minimum Operating Voltage | V _{CC} Decreasing | V _{CC(off)} | 8.8 | 9.5 | 10.2 | V |
| Supply Voltage Hysteresis | | H _{UVLO} | 2.2 | 2.5 | 2.8 | V |
| Startup Current Consumption | 0 V < V _{CC} < V _{CC(on)} - 200 mV | I _{cc(startup)} | - | 24 | 35 | μΑ |
| No Load Switching Current Consumption | C_{DRV} = open, 70 kHz Switching, V_{CS} = 2 V | I _{cc1} | - | 1.4 | 1.7 | mA |
| Switching Current Consumption | 70 kHz Switching, V _{CS} = 2 V | I _{cc2} | - | 2.1 | 2.6 | mA |
| Fault Condition Current Consumption | No Switching, V _{FB} = 0 V | I _{cc(fault)} | - | 0.75 | 0.95 | mA |
| OVERVOLTAGE AND UNDERVOLTAGE | PROTECTION | | | | | |
| Overvoltage Detect Threshold | V _{FB} = Increasing | V _{OVP} /V _{REF} | 105 | 106 | 108 | % |
| Overvoltage Hysteresis | | V _{OVP(HYS)} | 20 | 60 | 100 | mV |
| Overvoltage Detect Threshold Propagation Delay | V_{FB} = 2 V to 3 V ramp, dV/dt = 1 V/ μ s V_{FB} = V_{OVP} to V_{DRV} = 10% | t _{OVP} | - | 500 | 800 | ns |
| Undervoltage Detect Threshold | V _{FB} = Decreasing | V _{UVP} | 0.25 | 0.31 | 0.4 | V |
| Undervoltage Detect Threshold Propagation Delay | V_{FB} = 1 V to 0 V ramp, dV/dt = 10 V/ μ s V_{FB} = V_{UVP} to V_{DRV} = 10% | t _{UVP} | 100 | 200 | 300 | ns |
| ERROR AMPLIFIER | | | | | • | • |
| Voltage Reference | $T_{J} = 25^{\circ}C$ $T_{J} = -40^{\circ}C \text{ to } 125^{\circ}C$ | V _{REF} | 2.475 2.460 | 2.500 2.500 | 2.525 2.540 | V |
| Voltage Reference Line Regulation | V _{CC(on)} + 200 mV < V _{CC} < 20 V | V _{REF(line)} | -10 | - | 10 | mV |
| Error Amplifier Current Capability | $V_{FB} = 2.6 \text{ V}$ $V_{FB} = 1.08 \text{*V}_{REF}$ $V_{FB} = 0.5 \text{ V}$ | IEA(sink) IEA(sink)OVP IEA(source) | 6 10 –110 | 10 20 –210 | 20 30 –250 | μΑ |
| Transconductance | $V_{FB} = 2.4 \text{ V to } 2.6 \text{ V}$ $T_J = 25^{\circ}\text{C}$ $T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$ | gm | 90 70 | 110 110 | 120 135 | μS |
| Feedback Pin Internal Pull Down Resistor | $V_{FB} = V_{UVP}$ to V_{REF} | R _{FB} | 2 | 4.6 | 10 | МΩ |
| Feedback Bias Current | V _{FB} = 2.5 V | I _{FB} | 0.25 | 0.54 | 1.25 | μΑ |
| Control Bias Current | V _{FB} = 0 V | I _{Control} | -1 | - | 1 | μΑ |
| Maximum Control Voltage | I _{Control(pullup)} = 10 μA, V _{FB} = V _{REF} | V _{EAH} | 5 | 5.5 | 6 | V |
| Minimum Control Voltage to Generate Drive Pulses | $V_{Control}$ = Decreasing until V_{DRV} is low, V_{Ct} = 0 V | Ct _(offset) | 0.37 | 0.65 | 0.88 | V |
| Control Voltage Range | V _{EAH} - Ct _(offset) | V _{EA(DIFF)} | 4.5 | 4.9 | 5.3 | V |

 $\textbf{Table 3. ELECTRICAL CHARACTERISTICS} \ \, \text{(Continued)} \\ V_{FB} = 2.4 \ \, \text{V, } V_{Control} = 4 \ \, \text{V, Ct} = 1 \ \, \text{nF, } V_{CS} = 0 \ \, \text{V, } V_{ZCD} = 0 \ \, \text{V, } C_{DRV} = 1 \ \, \text{nF, } V_{CC} = 12 \ \, \text{V, unless otherwise specified (For typical values, } T_J = 25^{\circ}\text{C. For min/max values, } T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C, unless otherwise specified)}$

| Characteristic | Test Conditions | Symbol | Min | Тур | Max | Unit |
|---|---|------------------------------------|--------|---------|----------|------|
| RAMP CONTROL | 1 | | 1 | | | 1 |
| Ct Peak Voltage | V _{Control} = open | V _{Ct(MAX)} | 4.775 | 4.93 | 5.025 | V |
| On Time Capacitor Charge Current | $V_{Control} = open$ $V_{Ct} = 0 \ V \text{ to } V_{Ct(MAX)}$ | I _{charge} | 235 | 275 | 297 | μΑ |
| Ct Capacitor Discharge Duration | $V_{Control}$ = open $V_{Ct} = V_{Ct(MAX)} - 100 \text{ mV to } 500 \text{ mV}$ | t _{Ct(discharge)} | - | 50 | 150 | ns |
| PWM Propagation Delay | $\begin{array}{c} \text{dV/dt} = 30 \text{ V/}\mu\text{s} \\ \text{V}_{Ct} = \text{V}_{Control} - \text{Ct}_{(offset)} \\ \text{to V}_{DRV} = 10\% \end{array}$ | t _{PWM} | - | 130 | 220 | ns |
| CURRENT SENSE | | • | | | | • |
| Current Sense Voltage Threshold | | V _{ILIM} | 0.45 | 0.5 | 0.55 | V |
| Leading Edge Blanking Duration | V _{CS} = 2 V, V _{DRV} = 90% to 10% | t _{LEB} | 100 | 190 | 350 | ns |
| Overcurrent Detection Propagation Delay | $dV/dt = 10 \text{ V/}\mu\text{s}$ $V_{CS} = V_{ILIM} \text{ to } V_{DRV} = 10\%$ | t _{CS} | 40 | 100 | 170 | ns |
| Current Sense Bias Current | V _{CS} = 2 V | I _{CS} | -1 | - | 1 | μΑ |
| ZERO CURRENT DETECTION | | | | | | |
| ZCD Arming Threshold | V _{ZCD} = Increasing | V _{ZCD(ARM)} | 1.25 | 1.4 | 1.55 | V |
| ZCD Triggering Threshold | V _{ZCD} = Decreasing | V _{ZCD(TRIG)} | 0.6 | 0.7 | 0.83 | V |
| ZCD Hysteresis | | V _{ZCD(HYS)} | 500 | 700 | 900 | mV |
| ZCD Bias Current | V _{ZCD} = 5 V | I _{ZCD} | - 2 | - | + 2 | μΑ |
| Positive Clamp Voltage | I _{ZCD} = 3 mA | V _{CL(POS)} | 9.8 | 10 | 12 | V |
| Negative Clamp Voltage | I _{ZCD} = -2 mA | V _{CL(NEG)} | -0.9 | -0.7 | -0.5 | V |
| ZCD Propagation Delay | V_{ZCD} = 2 V to 0 V ramp, dV/dt = 20 V/ μ s V_{ZCD} = $V_{ZCD(TRIG)}$ to V_{DRV} = 90% | t _{ZCD} | - | 100 | 170 | ns |
| Minimum ZCD Pulse Width | | tsync | _ | 70 | - | ns |
| Maximum Off Time in Absence of ZCD Transition | Falling V _{DRV} = 10% to Rising V _{DRV} = 90% | t _{start} | 75 | 165 | 300 | μs |
| DRIVE | | | | | | |
| Drive Resistance | I _{source} = 100 mA I _{sink} = 100 mA | R _{OH} R _{OL} | - - | 12 6 | 20 13 | Ω |
| Rise Time | 10% to 90% | t _{rise} | - | 35 | 80 | ns |
| Fall Time | 90% to 10% | t _{fall} | - | 25 | 70 | ns |
| Drive Low Voltage | $V_{CC} = V_{CC(on)}$ -200 mV, $I_{sink} = 10$ mA | V _{out(start)} | - | _ | 0.2 | V |

TYPICAL CHARACTERISTICS




Figure 7. Reference Voltage vs. Junction Temperature

50

T_{.I}, JUNCTION TEMPERATURE (°C)

75

25

-25

-50

Figure 8. Error Amplifier Output Current vs. Feedback Voltage

1.5

V_{FB}, FEEDBACK VOLTAGE (V)

2.0

2.5

3.0

125

150

0

0.5

TYPICAL CHARACTERISTICS




Figure 13. Minimum Control Voltage to Generate Drive Pulses vs. Junction Temperature

T.J., JUNCTION TEMPERATURE (°C)

Figure 14. On Time Capacitor Charge Current vs. Junction Temperature

T_J, JUNCTION TEMPERATURE (°C)

TYPICAL CHARACTERISTICS




Figure 19. Maximum Off Time in Absence of ZCD Transition vs. Junction Temperature

Figure 20. Drive Resistance vs. Junction Temperature

TYPICAL CHARACTERISTICS




Figure 21. Supply Voltage Thresholds vs. Junction Temperature

Figure 22. Startup Current Consumption vs. Junction Temperature




Figure 23. Switching Current Consumption vs.
Junction Temperature

Introduction

The NCP1608 is a voltage mode, power factor correction (PFC) controller designed to drive cost effective pre-converters to comply with input line harmonic regulations. This controller operates in CrM suitable for applications up to 350 W. Its voltage mode scheme enables it to obtain near unity power factor without the need for a line-sensing network. A high precision transconductance error amplifier regulates the output voltage. The controller implements comprehensive safety features for robust designs.

The key features of the NCP1608 are:

- Constant On Time (Voltage Mode) CrM Operation. A
 high power factor is achieved without the need for
 input voltage sensing. This enables low standby power
 consumption.
- Accurate and Programmable On Time Limitation. The NCP1608 uses an accurate current source and an external capacitor to generate the on time.
- Wide Control Range. In high power applications (> 150 W), inadvertent skipping can occur at high input voltage and high output power if noise immunity is not provided. The noise immunity provided by the NCP1608 prevents inadvertent skipping.
- High Precision Voltage Reference. The error amplifier reference voltage is guaranteed at 2.5 V ±1.6% over process and temperature. This results in accurate output voltages.
- Low Startup Current Consumption. The current consumption is reduced to a minimum (< 35 μ A) during startup, enabling fast, low loss charging of V_{CC} . The NCP1608 includes undervoltage lockout and provides sufficient V_{CC} hysteresis during startup to reduce the value of the V_{CC} capacitor.
- Powerful Output Driver. A Source 500 mA / Sink 800 mA totem pole gate driver enables rapid turn on and turn off times. This enables improved efficiencies and the ability to drive higher power MOSFETs. A combination of active and passive circuitry ensures that the driver output voltage does not float high if V_{CC} does not exceed V_{CC(on)}.
- Accurate Fixed Overvoltage Protection (OVP). The OVP feature protects the PFC stage against excessive output overshoots that may damage the application. Overshoots typically occur during startup or transient loads.
- Undervoltage Protection (UVP). The UVP feature protects the application if there is a disconnection in the power path to C_{bulk} (i.e. C_{bulk} is unable to charge).
- Protection Against Open Feedback Loop. The OVP and UVP features protect against the disconnection of the output divider network to the FB pin. An internal resistor (R_{FB}) protects the application when the FB pin is floating (Floating Pin Protection, FPP).

- Overcurrent Protection. The peak current is accurately limited on a cycle-by-cycle basis. The maximum peak current is adjustable by modifying the current sense resistor. An integrated LEB filter reduces the probability of noise inadvertently triggering the overcurrent limit.
- Shutdown Feature. The PFC pre-converter is shutdown by forcing the FB pin voltage to less than V_{UVP}. In shutdown mode, the I_{CC} current consumption is reduced and the error amplifier is disabled.

Application Information

Most electronic ballasts and switching power supplies use a diode bridge rectifier and a bulk storage capacitor to produce a dc voltage from the utility ac line (Figure 24). This DC voltage is then processed by additional circuitry to drive the desired output.




Figure 24. Typical Circuit without PFC

This rectifying circuit consumes current from the line when the instantaneous ac voltage exceeds the capacitor voltage. This occurs near the line voltage peak and the resulting current is non-sinusoidal with a large harmonic content. This results in a reduced power factor (typically < 0.6). Consequently, the apparent input power is higher than the real power delivered to the load. If multiple devices are connected to the same input line, the effect increases and a "line sag" is produced (Figure 25).




Figure 25. Typical Line Waveforms without PFC

Government regulations and utilities require reduced line current harmonic content. Power factor correction is implemented with either a passive or an active circuit to comply with regulations. Passive circuits contain a combination of large capacitors, inductors, and rectifiers that operate at the ac line frequency. Active circuits use a high frequency switching converter to regulate the input current harmonics. Active circuits operate at a higher frequency, which enables them to be physically smaller, weigh less, and operate more efficiently than a passive circuit. With proper control of an active PFC stage, almost any complex load emulates a linear resistance, which significantly reduces the harmonic current content. Active PFC circuits are the most popular way to meet harmonic content requirements because of the aforementioned benefits. Generally, active PFC circuits consist of inserting a PFC pre-converter between the rectifier bridge and the bulk capacitor (Figure 26).




Figure 26. Active PFC Pre-Converter with the NCP1608

The boost (or step up) converter is the most popular topology for active power factor correction. With the proper control, it produces a constant voltage while consuming a sinusoidal current from the line. For medium power (<350 W) applications, CrM is the preferred control method. CrM occurs at the boundary between discontinuous conduction mode (DCM) and continuous

conduction mode (CCM). In CrM, the driver on time begins when the boost inductor current reaches zero. CrM operation is an ideal choice for medium power PFC boost stages because it combines the reduced peak currents of CCM operation with the zero current switching of DCM operation. The operation and waveforms in a PFC boost converter are illustrated in Figure 27.




Figure 27. Schematic and Waveforms of an Ideal CrM Boost Converter

When the switch is closed, the inductor current increases linearly to the peak value. When the switch opens, the inductor current linearly decreases to zero. When the inductor current decreases to zero, the drain voltage of the switch (V_{drain}) is floating and begins to decrease. If the next switching cycle does not begin, then V_{drain} rings towards V_{in} . A derivation of equations found in AND8123 leads to the result that high power factor in CrM operation is achieved when the on time (t_{on}) of the switch is constant during an ac cycle and is calculated using Equation 1.

$$t_{\text{on}} = \frac{2 \cdot P_{\text{OUT}} \cdot L}{\eta \cdot \text{Vac}^2} \tag{eq. 1}$$

Where P_{out} is the output power, L is the boost inductor, η is the efficiency, and Vac is the rms input voltage.

A description of the switching over an ac line cycle is illustrated in Figure 28. The on time is constant, but the off time varies and is dependent on the instantaneous line voltage. The constant on time causes the peak inductor current ($I_{L(peak)}$) to scale with the ac line voltage. The NCP1608 represents an ideal method to implement a constant on time CrM control in a cost effective and robust solution by incorporating an accurate regulation circuit, a low current consumption startup circuit, and advanced protection features.




Figure 28. Inductor Waveform During CrM Operation

Error Amplifier Regulation

The NCP1608 regulates the boost output voltage using an internal error amplifier (EA). The negative terminal of the EA is pinned out to FB, the positive terminal is connected to a $2.5 \text{ V} \pm 1.6\%$ reference (V_{REF}), and the EA output is pinned out to Control (Figure 29).

A feature of using a transconductance type amplifier is that the FB pin voltage is only determined by the resistor divider network connected to the output voltage, not the operation of the amplifier. This enables the FB pin to be used for sensing overvoltage or undervoltage conditions independently of the error amplifier.




Figure 29. Error Amplifier and On Time Regulation Circuits

A resistor divider (R_{out1} and R_{out2}) scales down the boost output voltage (V_{out}) and is connected to the FB pin. If the output voltage is less than the target output voltage, then V_{FB} is less than V_{REF} and the EA increases the control voltage ($V_{Control}$). This increases the on time of the driver, which increases the power delivered to the output. The increase in delivered power causes V_{out} to increase until the target output voltage is achieved. Alternatively, if V_{out} is greater than the target output voltage, then $V_{Control}$ decreases to cause the on time to decrease until V_{out} decreases to the target output voltage. This cause and effect regulates V_{out} so that the scaled down V_{out} that is applied to FB through R_{out1} and R_{out2} is equal to V_{REF} . The presence of R_{FB} (4.6 M Ω typical value) for FPP is included in the divider network calculation.

The output voltage is set using Equation 2:

$$V_{out} = V_{REF} \cdot \left(R_{out1} \cdot \frac{R_{out2} + R_{FB}}{R_{out2} \cdot R_{FB}} + 1\right)$$
 (eq. 2)

The divider network bias current is selected to optimize the tradeoff of noise immunity and power dissipation. R_{out1} is calculated using the optimized bias current and output voltage using Equation 3:

$$R_{out1} = \frac{V_{out}}{I_{bias(out)}}$$
 (eq. 3)

Where $I_{bias(out)}$ is the output divider network bias current. R_{out2} is dependent on V_{out} , R_{out1} , and R_{FB} .

Rout2 is calculated using Equation 4:

$$R_{out2} = \frac{R_{out1} \cdot R_{FB}}{R_{FB} \cdot \left(\frac{V_{out}}{V_{REF}} - 1\right) - R_{out1}}$$
 (eq. 4)

The PFC stage consumes a sinusoidal current from a sinusoidal line voltage. The converter provides the load with a power that matches the average demand only. The output capacitor (C_{bulk}) compensates for the difference between the delivered power and the power consumed by the load. When the power delivered to the load is less than the power consumed by the load, C_{bulk} discharges. When the delivered power is greater than the power consumed by the load, C_{bulk} charges to store the excess energy. The situation is depicted in Figure 30.




Figure 30. Output Voltage Ripple for a Constant Output Power

Due to the charging/discharging of C_{bulk} , V_{out} contains a ripple at a frequency of either 100 Hz (for a 50 Hz line frequency in Europe) or 120 Hz (for a 60 Hz line frequency in the USA). The V_{out} ripple is attenuated by the regulation loop to ensure $V_{Control}$ is constant during the ac line cycle for the proper shaping of the line current. To ensure $V_{Control}$ is constant during the ac line cycle, the loop bandwidth is typically set below 20 Hz. A type 1 compensation network consists of a capacitor connected between the Control and ground pins (see Figure 1). In this configuration, the capacitor necessary to attenuate the V_{out} ripple is calculated using Equation 5:

$$C_{COMP} = \frac{gm}{2 \cdot \pi \cdot f_{CROSS}}$$
 (eq. 5)

Where f_{CROSS} is the crossover frequency and gm is error amplifier transconductance. The crossover frequency is set below 20 Hz.

On Time Sequence

The switching pattern consists of constant on times and variable off times for a given rms input voltage and output load. The NCP1608 controls the on time with the capacitor connected to the Ct pin. A current source charges the Ct capacitor to a voltage derived from the Control pin voltage ($V_{Ct(off)}$). $V_{Ct(off)}$ is calculated using Equation 6:

$$V_{Ct(off)} \, = \, V_{Control} - Ct_{(offset)} = \frac{2 \, \cdot P_{out} \, \cdot L \, \cdot I_{charge}}{\eta \, \cdot Vac^2 \, \cdot \, Ct} \quad \text{(eq. 6)}$$

When $V_{Ct(off)}$ is reached, the drive turns off (Figure 31).




Figure 31. On Time Generation

 $V_{Control}$ varies with the rms input voltage and output load, which naturally satisfies Equation 1. The on time is constant during the ac line cycle if the values of compensation components are sufficient to filter out the V_{out} ripple. The maximum on time of the controller occurs when $V_{Control}$ is at the maximum. The Ct capacitor is sized to ensure that the required on time is reached at maximum output power and the minimum input voltage condition. The maximum on time is calculated using Equation 7:

$$t_{on(MAX)} = \frac{Ct \cdot V_{Ct(MAX)}}{I_{charge}}$$
 (eq. 7)

Combining Equation 7 with Equation 1, results in Equation 8:

$$Ct \ge \frac{2 \cdot P_{out} \cdot L \cdot I_{charge}}{\eta \cdot Vac_{LL}^2 \cdot V_{Ct(MAX)}}$$
 (eq. 8)

To calculate the minimum Ct value:

 $V_{Ct(MAX)} = 4.775 \text{ V (minimum value)},$

 $I_{charge} = 297 \mu A$ (maximum value), and Vac_{LL} is the minimum rms input voltage.

Off Time Sequence

In CrM operation, the on time is constant during the ac line cycle and the off time varies with the instantaneous input voltage. When the inductor current reaches zero, the drain voltage (V_{drain} in Figure 27) resonates towards V_{in} . Measuring V_{drain} is a way to determine when the inductor current reaches zero. To measure the high voltage V_{drain} directly is generally not economical or practical. Instead, a winding is added to the boost inductor. This winding, called the Zero Current Detection (ZCD) winding, provides a scaled representation of the inductor voltage that is sensed by the controller. Figure 32 shows waveforms of ideal CrM operation using a ZCD winding.




Figure 32. Ideal CrM Waveforms Using a ZCD Winding

The voltage induced on the ZCD winding during the switch on time ($V_{ZCD(WIND),on}$) is calculated using Equation 9:

$$V_{ZCD(WIND),on} = \frac{-V_{in}}{N_B : N_{ZCD}}$$
 (eq. 9)

Where V_{in} is the instantaneous input voltage and $N_B : N_{ZCD}$ is the turns ratio of the boost winding to the ZCD winding.

The voltage induced on the ZCD winding during the switch off time $(V_{ZCD(WIND),off})$ is calculated using Equation 10:

$$V_{ZCD(WIND),off} = \frac{V_{out} - V_{in}}{N_B : N_{ZCD}}$$
 (eq. 10)

When the inductor current reaches zero, the ZCD pin voltage (V_{ZCD}) follows the ZCD winding voltage ($V_{ZCD(WIND)}$) and begins to decrease and ring towards zero volts. The NCP1608 detects the falling edge of V_{ZCD} and turns the driver on. To ensure that a ZCD event is not inadvertently detected, the NCP1608 logic verifies that V_{ZCD} exceeds $V_{ZCD(ARM)}$ and then senses that V_{ZCD} decreases to less than $V_{ZCD(TRIG)}$ (Figure 33).




Figure 33. Implementation of the ZCD Block

This sequence achieves CrM operation. The maximum $V_{ZCD(ARM)}$ sets the maximum turns ratio and is calculated using Equation 11:

$$N_B: N_{ZCD} \le \frac{V_{out} - (\sqrt{2} \cdot Vac_{HL})}{V_{ZCD(ARM)}}$$
 (eq. 11)

Where Vac_{HL} is the maximum rms input voltage and $V_{ZCD(ARM)} = 1.55 \text{ V}$ (maximum value).

The NCP1608 prevents excessive voltages on the ZCD pin by clamping V_{ZCD} . When the ZCD winding is negative, the ZCD pin is internally clamped to $V_{CL(NEG)}$. Similarly, when the ZCD winding is positive, the ZCD pin is internally clamped to $V_{CL(POS)}$. A resistor (R_{ZCD} in Figure 33) is necessary to limit the current into the ZCD pin. The maximum ZCD pin current ($I_{ZCD(MAX)}$) is limited to less than 10 mA. R_{ZCD} is calculated using Equation 12:

$$\mathsf{R}_{\mathsf{ZCD}} \geq \frac{\sqrt{2} \cdot \mathsf{Vac}_{\mathsf{HL}}}{\mathsf{I}_{\mathsf{ZCD}(\mathsf{MAX})} \cdot (\mathsf{N}_{\mathsf{B}} : \mathsf{N}_{\mathsf{ZCD}})} \qquad \text{(eq. 12)}$$

The value of R_{ZCD} and the parasitic capacitance of the ZCD pin determine when the ZCD winding signal is detected and the drive turn on begins. A large R_{ZCD} value creates a long delay before detecting the ZCD event. In this case, the controller operates in DCM and the power factor is reduced. If the R_{ZCD} value is too small, the drive turns on when the drain voltage is high and efficiency is reduced. A popular strategy for selecting R_{ZCD} is to use the R_{ZCD} value that achieves minimum drain voltage turn on. This value is found experimentally. Figure 34 shows the realistic waveforms for CrM operation due to R_{ZCD} and the ZCD pin capacitance.




Figure 34. Realistic CrM Waveforms Using a ZCD Winding with R_{ZCD} and the ZCD Pin Capacitance

During the delay caused by R_{ZCD} and the ZCD pin capacitance, the equivalent drain capacitance ($C_{EQ(drain)}$) discharges through the path shown in Figure 35.




Figure 35. Equivalent Drain Capacitance Discharge Path

 $C_{EQ(drain)}$ is the combined parasitic capacitances of the MOSFET, the diode, and the inductor. C_{in} is charged by the energy discharged by $C_{EQ(drain)}.$ The charging of C_{in} reverse biases the bridge rectifier and causes the input current (I_{in}) to decrease to zero. The zero input current causes THD to increase. To reduce THD, the ratio $(t_{\rm Z}/T_{SW})$ is minimized, where $t_{\rm Z}$ is the period from when $I_L=0$ A to when the drive turns on. The ratio $(t_{\rm Z}/T_{SW})$ is inversely proportional to the square root of L.

During startup, there is no energy in the ZCD winding and no voltage signal to activate the ZCD comparators. This means that the drive never turns on. To enable the PFC stage to start under these conditions, an internal watchdog timer (t_{start}) is integrated into the controller. This timer turns the drive on if the drive has been off for more than 165 μ s (typical value). This feature is deactivated during a fault mode (OVP or UVP), and reactivated when the fault is removed.

Wide Control Range

The Ct charging threshold ($V_{Ct(off)}$) decreases as the output power is decreased from the maximum output power to the minimum output power in the application. In high power applications (>150 W), $V_{Control}$ is reduced to a low voltage at a large output power and $Ct_{(offset)}$ remains constant. The result is that $V_{Ct(off)}$ is reduced to a low voltage at a large output power. The low $V_{Control}$ and $V_{Ct(off)}$ voltages are susceptible to noise. The large output power combined with the low $V_{Control}$ and $V_{Ct(off)}$ increase the probability of noise interfering with the control signals and on time duration (Figures 36 and 37). The noise induces voltage spikes on the Control pin and Ct pin that reduces the drive on time from the on time determined by the feedback loop ($t_{On(loop)}$). The reduced on time causes the energy

stored in the inductor (L) to be reduced. The result is that V_{ZCD} does not exceed $V_{ZCD(ARM)}$ and the drive remains off until t_{start} expires. This sequence results in pulse skipping and reduced power factor.




Figure 36. Control Pin Noise Induced On Time Reduction and Pulse Skipping




Figure 37. Ct Pin Noise Induced On Time Reduction and Pulse Skipping

The wide control range of the NCP1608 increases $V_{Control}$ and $V_{Ct(off)}$ in comparison to devices with less control range. Figure 38 compares $V_{Ct(off)}$ of the NCP1608 to a device with a 3 V control range for an application with the following parameters:

 $P_{out} = 250 \text{ W}$

 $L = 200 \mu H$

 $\eta = 92\%$

 $Vac_{LL} = 85 Vac$

 $Vac_{HL} = 265 Vac$

Figure 38 shows that $V_{Ct(off)}$ of the NCP1608 is 50% larger than the 3 V control range device. The 50% increase enables the NCP1608 to prevent inadvertent skipping at high input voltages and high output power.




Figure 38. Comparison of Ct Charging Threshold vs. Output Power

Startup

Generally, a resistor connected between the rectified ac line and V_{CC} charges the V_{CC} capacitor to $V_{CC(on)}$. The low startup current consumption (< 35 μ A) enables minimized standby power dissipation and reduced startup durations. When V_{CC} exceeds $V_{CC(on)}$, the internal references and logic of the NCP1608 are enabled. The controller includes an undervoltage lockout (UVLO) feature that ensures that the NCP1608 is enabled until V_{CC} decreases to less than $V_{CC(off)}$. This hysteresis ensures sufficient time for the auxiliary winding to supply V_{CC} (Figure 39).




Figure 39. Typical V_{CC} Startup Waveform

When the PFC pre-converter is loaded by a switch-mode power supply (SMPS), it is generally preferable for the SMPS controller to startup first. The SMPS then supplies the NCP1608 V_{CC}. Advanced controllers, such as the NCP1230 or NCP1381, control the enabling of the PFC stage (see Figure 40) and achieve optimal system performance. This sequence eliminates the startup resistors and improves the standby power dissipation of the system.




Figure 40. NCP1608 Supplied by a Downstream SMPS Controller (NCP1230)

Soft Start

When V_{CC} exceeds $V_{CC(on)}$, t_{start} begins counting. When t_{start} expires, the error amplifier is enabled and begins charging the compensation network. The drive is enabled when $V_{Control}$ exceeds $Ct_{(offset)}$. The charging of the compensation network slowly increases the drive on time from the minimum time (t_{PWM}) to the steady state on time. This creates a natural soft start mode that reduces the stress of the power components (Figure 41).

Output Driver

The NCP1608 includes a powerful output driver capable of sourcing 500 mA and sinking 800 mA. This enables the controller to drive power MOSFETs efficiently for medium power (\leq 350 W) applications. Additionally, the driver stage provides both passive and active pull down clamps (Figure 42). The clamps are active when V_{CC} is off and force the driver output to a voltage less than the turn on threshold voltage of a power MOSFET.




Figure 41. Startup Timing Diagram Showing the Natural Soft Start of the Control Pin




Figure 42. Output Driver Stage and Pull Down Clamps

Overvoltage Protection (OVP)

The low bandwidth of the feedback network causes active PFC stages to react to changes in output load or input voltages slowly. Consequently, there is a risk of overshoots during transient conditions (i.e. startup, load steps, etc.). For reliable operation, it is critical that overvoltage protection (OVP) prevents the output voltage from exceeding the ratings of the PFC stage components. The NCP1608 detects excessive V_{out} voltages and disables the driver until V_{out} decreases. OVP ensures that V_{out} is within the PFC stage component ratings. A comparator connected to the FB pin provides the OVP protection. The maximum PFC output voltage (the OVP voltage that activates an OVP fault) is calculated using Equation 13:

$$V_{out(OVP)} = \frac{V_{OVP}}{V_{REF}} \cdot V_{REF} \cdot \left(R_{out1} \cdot \frac{R_{out2} + R_{FB}}{R_{out2} \cdot R_{FB}} + 1\right)$$

Where V_{OVP}/V_{REF} is the OVP detection threshold.

The C_{bulk} value is sized to ensure that OVP is not inadvertently triggered by the 100 Hz or 120 Hz ripple of V_{out} . The minimum value of C_{bulk} is calculated using Equation 14:

$$C_{\text{bulk}} \ge \frac{P_{\text{out}}}{2 \cdot \pi \cdot V_{\text{ripple}(\text{peak-peak})} \cdot f_{\text{line}} \cdot V_{\text{out}}}$$
 (eq. 14)

Where $V_{ripple(peak-peak)}$ is the peak-to-peak output voltage ripple and f_{line} is the ac line frequency.

V_{ripple(peak-peak)} is calculated using Equation 15:

$$V_{\text{ripple(peak-peak)}} \le 2 \cdot (V_{\text{out(OVP)}} - V_{\text{out}})$$
 (eq. 15)

The OVP logic includes hysteresis ($V_{OVP(HYS)}$) to ensure that V_{out} has sufficient time to discharge before the NCP1608 attempts to restart and to ensure noise immunity. The output voltage at which the NCP1608 attempts a restart ($V_{out(OVPL)}$) is calculated using Equation 16:

$$V_{\text{out}(\text{OVPL})} = \left(\left(\frac{V_{\text{OVP}}}{V_{\text{REF}}} \cdot V_{\text{REF}} \right) - V_{\text{OVP}(\text{HYS})} \right) \cdot \left(R_{\text{out1}} \cdot \frac{R_{\text{out2}} + R_{\text{FB}}}{R_{\text{out2}} \cdot R_{\text{FB}}} + 1 \right)$$
 (eq. 16)

Figure 43 depicts the operation of the OVP circuitry.




Figure 43. OVP Operation

Undervoltage Protection (UVP)

When the input voltage is applied to the PFC stage, V_{out} is forced to equate to the peak of the line voltage. The NCP1608 detects an undervoltage fault if V_{out} is unusually low, such that V_{FB} is less than V_{UVP} . During an UVP fault, the drive and error amplifier are disabled. The UVP feature protects the application if there is a disconnection in the power path to C_{bulk} (i.e. C_{bulk} is unable to charge) or if R_{out1} is disconnected.

The output voltage that causes a UVP fault is calculated using Equation 17:

$$V_{out(UVP)} = V_{UVP} \cdot \left(R_{out1} \cdot \frac{R_{out2} + R_{FB}}{R_{out2} \cdot R_{FB}} + 1\right)$$
 (eq. 17)

Open Feedback Loop Protection

The NCP1608 features comprehensive protection against open feedback loop conditions by including OVP, UVP, and FPP. Figure 44 illustrates three conditions in which the feedback loop is open. The corresponding number below describes each condition shown in Figure 44.

- UVP Protection: The connection from R_{out1} to the FB pin is open. R_{out2} pulls down the FB pin to ground. The UVP comparator detects an UVP fault, the drive and error amplifier are disabled.
- OVP Protection: The connection from R_{out2} to the FB pin is open. R_{out1} pulls up the FB pin to V_{out}. The ESD diode clamps the FB voltage to 10 V and R_{out1} limits the current into the FB pin. The OVP comparator detects an OVP fault and the drive is disabled.

 FPP Protection: The FB pin is floating. The internal pull down resistor R_{FB} pulls down the FB voltage below V_{UVP}. The UVP comparator detects an UVP fault, the drive and error amplifier are disabled.

UVP and OVP protect the system from low bulk voltages and rapid operating point changes respectively, while FPP protects the system against floating feedback pin conditions. If FPP is not implemented and a manufacturing error causes the FB pin to float, then V_{FB} is dependent on the coupling within the system and the surrounding environment. The coupled V_{FB} may be within the regulation limits (i.e. $V_{UVP} < V_{FB} < V_{REF}$) and cause the controller to deliver excessive power. The result is that V_{out} increases until a component fails due to the voltage stress.




Figure 44. Open Feedback Loop Protection

Overcurrent Protection (OCP)

The dedicated CS pin of the NCP1608 senses the peak current and limits the driver on time if the voltage of the CS pin exceeds $V_{\rm ILIM}$. The maximum peak current is programmed by adjusting $R_{\rm sense}$. The peak current is calculated using Equation 18:

$$I_{L(peak)} = \frac{V_{ILIM}}{R_{sense}}$$
 (eq. 18)

An internal LEB filter (Figure 45) reduces the probability of switching noise inadvertently triggering the overcurrent limit. This filter blanks out the CS signal for a duration of $t_{\rm LEB}$. If additional filtering is necessary, a small RC filter is connected between $R_{\rm sense}$ and the CS pin.




Figure 45. OCP Circuitry with Optional External RC Filter

Shutdown Mode

The NCP1608 enables the user to set the controller in a standby mode of operation. To shutdown the controller, the FB pin is forced to less than $V_{\rm UVP}$. When using the FB pin for shutdown (Figure 46), the designer must ensure that no significant leakage current exists in the shutdown circuitry. Any leakage current affects the output voltage regulation.




Figure 46. Shutting Down the PFC Stage

Application Information

ON Semiconductor provides an electronic design tool, a demonstration board, and an application note to facilitate the design of the NCP1608 and reduce development cycle time. All the tools can be downloaded or ordered at www.onsemi.com.

The electronic design tool allows the user to easily determine most of the system parameters of a boost pre-converter. The demonstration board is a boost pre-converter that delivers 100 W at 400 V. The circuit schematic is shown in Figure 47. The pre-converter design is described in Application Note AND8396/D.




Figure 47. Application Schematic


BOOST DESIGN EQUATIONS Components are identified in Figure 1

| rms Input Current | $Iac = \frac{P_{out}}{\eta \cdot Vac}$ | η (the efficiency of only the PFC stage) is generally in the range of 90 $-$ 95%. Vac is the rms ac line input voltage. |
|---|--|---|
| Maximum Inductor Peak Current | $I_{L(peak),MAX} = \frac{\sqrt{2 \cdot 2 \cdot P_{out}}}{\eta \cdot Vac_{LL}}$ | Where Vac _{LL} is the minimum line input voltage. I _{L(peak),MAX} occurs at minimum line input voltage. |
| Inductor Value | $L \leq \frac{Vac^2 \cdot \left(\frac{V_{out}}{\sqrt{2}} - Vac\right) \cdot \eta}{\sqrt{2} \cdot V_{out} \cdot P_{out} \cdot f_{SW(MIN)}}$ | f _{SW(MIN)} is the minimum desired switching frequency. The maximum L is calculated at both the minimum line input voltage and maximum line input voltage. |
| Maximum On Time | $t_{on(MAX)} = \frac{2 \cdot L \cdot P_{out}}{\eta \cdot Vac_{LL}^2}$ | The maximum on time occurs at the minimum line input voltage and maximum output power. |
| Off Time | $t_{off} = \frac{t_{on}}{\frac{V_{out}}{Vac \cdot sin \theta \cdot \sqrt{2}} - 1}$ | The off time is a maximum at the peak of the ac line voltage and approaches zero at the ac line zero crossings. Theta (θ) represents the angle of the ac line voltage. |
| Switching Frequency | $f_{\text{SW}} = \frac{\text{Vac}^2 \cdot \eta}{2 \cdot \text{L} \cdot \text{P}_{\text{out}}} \cdot \left(1 - \frac{\text{Vac} \cdot \sin \theta \cdot \sqrt{2}}{\text{V}_{\text{out}}} \right)$ | |
| On Time Capacitor | $Ct \ge \frac{2 \cdot P_{out} \cdot L \cdot I_{charge}}{\eta \cdot Vac_{LL}^2 \cdot V_{Ct(MAX)}}$ | I_{charge} and $V_{\text{Ct}(\text{MAX})}$ are shown in the specification table. |
| Inductor Turns to ZCD Turns Ratio | $N_{B}: N_{ZCD} \leq \frac{V_{out} - \left(\sqrt{2} \cdot Vac_{HL}\right)}{V_{ZCD(ARM)}}$ | Where Vac_{HL} is the maximum line input voltage. $V_{ZCD(ARM)}$ is shown in the specification table. The maximum value of $V_{ZCD(ARM)}$ is used for this calculation. |
| Resistor from ZCD winding to the ZCD pin | $R_{ZCD} \ge \frac{\sqrt{2} \cdot Vac_{HL}}{I_{ZCD(MAX)} \cdot (N_B : N_{ZCD})}$ | Where I _{ZCD(MAX)} is maximum rated current for the ZCD pin (10 mA) |
| Output Voltage and Output Divider | $V_{out} = V_{REF} \cdot \left(R_{out1} \cdot \frac{R_{out2} + R_{FB}}{R_{out2} \cdot R_{FB}} + 1 \right)$ $R_{out1} = \frac{V_{out}}{I_{bias(out)}}$ $R_{out1} \cdot R_{FB}$ | Where V _{REF} is the internal reference voltage and R _{FB} is the pull down resistor used for FPP. V _{REF} and R _{FB} are shown in the specification table. I _{bias(out)} is the bias current of the output voltage divider. |
| | $R_{out2} = \frac{R_{out1} \cdot R_{FB}}{R_{FB} \cdot \left(\frac{V_{out}}{V_{REF}} - 1\right) - R_{out1}}$ | |
| Maximum Output Voltage for OVP Detection and Recovery | $\begin{aligned} V_{out(OVP)} &= \frac{V_{OVP}}{V_{REF}} \cdot V_{REF} \cdot \left(R_{out1} \cdot \frac{R_{out2} + R_{FB}}{R_{out2} \cdot R_{FB}} + 1 \right) \\ V_{out(OVPL)} &= \left(\left(\frac{V_{OVP}}{V_{REF}} \cdot V_{REF} \right) - V_{OVP(HYS)} \right) \cdot \left(R_{out1} \cdot \frac{R_{out2} + R_{FB}}{R_{out2} \cdot R_{FB}} + 1 \right) \end{aligned}$ | V_{OVP}/V_{REF} and $V_{OVP(HYS)}$ are shown in the specification table. |
| Output Capacitor | $C_{\text{bulk}} \ge \frac{P_{\text{out}}}{2 \cdot \pi \cdot V_{\text{ripple(peak-peak)}} \cdot f_{\text{line}} \cdot V_{\text{out}}}$ | Where f _{line} is the ac line frequency and V _{ripple} (peak-peak) is the peak-to-peak output ripple voltage. Use f _{line} = 47 Hz for universal input worst case. The ripple voltage must not exceed the OVP voltage for V _{out} . |
| Output Capacitor rms Current | $I_{C(RMS)} = \sqrt{\frac{\sqrt{2} \cdot 32 \cdot P_{out}^2}{9 \cdot \pi \cdot Vac_{LL} \cdot V_{out} \cdot \eta^2} - I_{load(RMS)}^2}$ | Where $I_{load(RMS)}$ is the rms load current. |

BOOST DESIGN EQUATIONS Components are identified in Figure 1 (Continued)

| Minimum Output Voltage for UVP Recovery | $V_{out(UVP)} = V_{UVP} \cdot \left(R_{out1} \cdot \frac{R_{out2} + R_{FB}}{R_{out2} \cdot R_{FB}} + 1\right)$ | $\ensuremath{V_{\text{UVP}}}$ is shown in the specification table. |
|---|---|---|
| Inductor rms Current | $I_{L(RMS)} = \frac{2 \cdot P_{out}}{\sqrt{3} \cdot Vac_{LL} \cdot \eta}$ | |
| Output Diode rms Current | $\text{I}_{\text{D(RMS),MAX}} = \frac{4}{3} \cdot \sqrt{\frac{\sqrt{2} \cdot 2}{\pi}} \cdot \frac{\text{P}_{\text{out}}}{\eta \cdot \sqrt{\text{Vac}_{\text{LL}} \cdot \text{V}_{\text{out}}}}$ | |
| MOSFET rms Current | $I_{M(RMS)} = \frac{2}{\sqrt{3}} \cdot \left(\frac{P_{out}}{\eta \cdot Vac_{LL}} \right) \cdot \sqrt{1 - \left(\frac{\sqrt{2} \cdot 8 \cdot Vac_{LL}}{3 \cdot \pi \cdot V_{out}} \right)}$ | |
| MOSFET Sense Resistor | $R_{sense} = \frac{V_{ILIM}}{I_{L(peak)}}$ | V_{ILIM} is shown in the specification table. |
| | $P_{R_{\text{sense}}} = I_{M(RMS)}^{2} \cdot R_{\text{sense}}$ | |
| Type 1 Compensation | $C_{COMP} = \frac{gm}{2 \cdot \pi \cdot f_{CROSS}}$ | Where f _{CROSS} is the crossover frequency and is typically less than 20 Hz. gm is shown in the specification table. |

PACKAGE DIMENSIONS




NOTES:

- IES:
 DIMENSIONING AND TOLERANCING PER
 ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A AND B DO NOT INCLUDE
 MOLD PROTRUSION.

- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT
- MAXIMUM MATERIAL CONDITION. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

| | MILLIMETERS | | INCHES | |
|-----|-------------|------|-----------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 4.80 | 5.00 | 0.189 | 0.197 |
| В | 3.80 | 4.00 | 0.150 | 0.157 |
| С | 1.35 | 1.75 | 0.053 | 0.069 |
| D | 0.33 | 0.51 | 0.013 | 0.020 |
| G | 1.27 BSC | | 0.050 BSC | |
| Н | 0.10 | 0.25 | 0.004 | 0.010 |
| J | 0.19 | 0.25 | 0.007 | 0.010 |
| K | 0.40 | 1.27 | 0.016 | 0.050 |
| M | 0 ° | 8 ° | 0 ° | 8 ° |
| N | 0.25 | 0.50 | 0.010 | 0.020 |
| S | 5.80 | 6.20 | 0.228 | 0.244 |

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

The products described herein (NCP1608), may be covered by one or more of the following U.S. patents: 6,362,067, 5,359,281, 5,073,850. There may be other patents pending.

ON Semiconductor and una are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your loca Sales Representative